

The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.



H8/38024, H8/38024S, H8/38024F-ZTAT Group Hardware Manual

Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300L Super Low Power Series



RenesasTechnology www.renesas.com

Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300L Super Low Power Series

H8/38024, H8/38024S, H8/38024F-ZTAT Group

Hardware Manual



REJ09B0042-0400O

Cautions

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Rev. 4.00, 05/03, page iv of xl

Renesas

Preface

The H8/38024 Group is a single-chip microcomputer built around the high-speed H8/300L CPU and equipped with peripheral system functions on-chip. The H8/38024 Group incorporates peripheral functions including ROM, RAM, timer, serial communications interface (SCI), 10-bit PWM, A/D converter, LCD controller/driver, and I/O ports. It is a microcomputer allowing the implementation of a sophisticated control system. Versions are available with types of internal ROM: flash memory (F-ZTAT^{TM*1}) and PROM (ZTAT^{TM*2}). This makes it possible to design application products with a great deal of specification fluidity, and allows for rapid and flexible response to contingencies arising between the initial stages of production and full-scale production.

Notes: *1 F-ZTAT[™] is a trademark of Renesas Technology Corp.

*2 ZTATTM is a trademark of Renesas Technology Corp.

Target Readers: This manual is designed for use by people who design application systems using the H8/38024 Group, H8/38024S Group, and H8/38024F-ZTAT. To use this manual, basic knowledge of electric circuits, logic circuits and microcomputers is required.

Purpose: This manual provides the information of the hardware functions and electrical characteristics of the H8/38024 Group, H8/38024S Group, and H8/38024F-ZTAT. The H8/300L Series Programming Manual contains detailed information of executable instructions. Please read the Programming Manual together with this manual.

How to Use the Book:

- To understand general functions
 - $\rightarrow\,$ Read the manual from the beginning.

The manual explains the CPU, system control functions, peripheral functions and electrical characteristics in that order.

- To understanding CPU functions
 - \rightarrow Refer to the separate H8/300L Series Programming Manual.

Explanatory Note: Bit sequence: upper bit at left, and lower bit at right

List of Related Documents: The latest documents are available on our Web site. Please make sure that you have the latest version. (http://www.renesas.com/)

•	User	manual	for	H8/38024	Group
---	------	--------	-----	----------	-------

Name of Document	Document No.					
H8/38024 Group, H8/38024S Group, H8/38024F-ZTAT™ Hardware Manual	This manual					
H8/300L Series Programming Manual	ADE-602-040					

• User manual for development tools

Name of Document	Document No.
H8S, H8/300 Series, C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	ADE-702-247
Hitachi Debugging Interface User's Manual	ADE-702-161A
High-performance Embedded Workshop	ADE-702-201A

Application note

Name of Document	Document No.
H8/300 Series, H8/300L Series software	ADE-502-052

Notes: The following limitations apply to H8/38024 programming and debugging when the onchip emulator (E10T) is used.

- 1. Pin 95 is not available because it is used exclusively by the E10T.
- 2. Pins 33, 34, and 35 are unavailable for use. In order to use these pins additional hardware must be mounted on the user board.
- 3. The address range H'7000 to H'7FFF is used by the E10T and is unavailable to the user.
- 4. The address range H'F780 to H'FB7F must not be accessed under any circumstances.
- 5. When the E10T is being used, pin 95 is I/O, pins 33 and 34 are input, and pin 35 is output.

List of Items Revised or Added for This Version

Item	Page	e Revisions (See Manual for Details)							
All	_	H8/38024S	Group added						
		HD6433802	24S, HD64338023S, HD64338022S, HD64338021S, 20S, HCD64338024S, HCD64338023S, HCD64338022S, 021S, HCD64338020S						
		HD64F3802	4R and HCD64F38024R added						
1.1 Overview	1 to 3	Description	added						
Table 1.1 Features		3rd line cha	nged as follows						
		Within the H comprise …	18/300L Series, the H8/38024 Group and H8/38024S Group						
		6th to 11th I	ines changed as follows						
		Group ideall power consu and H8/380 32-kbyte RC on-chip 24-k H8/38022S, H8/38021 au	tese functions make the H8/38024 Group and H8/38024S by suited for embedded applications in systems requiring low umption and LCD display. Models in the H8/38024 Group 24S Group are the H8/38024 and H8/38024S, with on-chip DM and 1-kbyte RAM, the H8/38023 and H8/38023S, with kbyte ROM and 1-kbyte RAM, the H8/38022 and with on-chip 16-kbyte ROM and 1-kbyte RAM, the nd H8/38021S, with 12-kbyte ROM and 512 byte RAM, and 20 and H8/38020S, with 8-kbyte ROM						
		15th line cha	anged as follows						
			Table 1.1 summarizes the features of the H8/38024 Group and H8/38024S Group.						
		CPU	Operating speed						
			 Max. operating speed: 8 MHz (5 MHz for HD64F38024 and H8/38024S Group) 						
		Clock pulse	Two on-chip clock pulse generators						
		generators	 System clock pulse generator: 1.0 to 16 MHz (1.0 to 10 MHz for HD64F38024, HD64F38024R, and H8/38024S Group) 						
			Subclock pulse generator: 32.768 kHz, 38.4 kHz						
		Memory	Large on-chip memory						
			• H8/38024 and H8/38024S: 32-kbyte ROM, 1-kbyte RAM						
			• H8/38023 and H8/38023S: 24-kbyte ROM, 1-kbyte RAM						
			 H8/38022 and H8/38022S: 16-kbyte ROM, 1-kbyte RAM 						
			• H8/38021 and H8/38021S: 12-kbyte ROM, 512 byte RAM						
		. <u></u>	H8/38020 and H8/38020S: 8-kbyte ROM, 512 byte RAM						

ltem	Page	Revisi								
1.1 Overview	5	Produc	t lineup amer	nded						
Table 1.1 Features		ltem	Specification							
		Product		Product Code	•					
		lineup	Mask ROM Version	ZTAT Version	F-ZTAT Version	Package				
			HD64338024	HD64738024	HD64F38024R HD64F38024	FP-80A FP-80B TFP-80C (HD64F38024R and HD64F38024 only) TLP-85V (under development) (HD64F38024R only) Die (mask ROM/F- ZTAT version only)				
			HD64338023	-	-	FP-80A FP-80B TFP-80C Die				
			HD64338022	_	_	FP-80A FP-80B TFP-80C Die				
			HD64338021	_	_	FP-80A FP-80B TFP-80C Die				
			HD64338020	_	_	FP-80B TFP-80C Die				
			HD64338024S	_	_	FP-80A TFP-80C TLP-85V (under development) Die				
			HD64338023S	_	_	FP-80A TFP-80C TLP-85V (under development) Die				
			HD64338022S	_	_	FP-80A TFP-80C TLP-85V (under development) Die				
			HD64338021S	_	_	FP-80A TFP-80C TLP-85V (under development) Die				

ROM/RAM Size (Byte) 32 k/1 k

24 k/1 k

16 k/1 k

12 k/512

8 k/512

32 k/1 k

24 k/1 k

16 k/1 k

12 k/512

8 k/512

FP-80A TFP-80C TLP-85V (under

development) Die

HD64338020S -

_

Refer to appendix E for information on product model numbers.

_

Item	Page	Revisions (See Manual for Details)						
1.2 Internal Block	6	Description added						
Diagram Figure 1.1 Block Diagram		Figure 1.1 shows a block diagram of H8/38024 Group and H8/38024S Group.						
0		Figure amended						
		Large-current (25 mA/pin) high-voltage open-drain pin (7 V) Large-current (10 mA/pin) (H8/38024S Group only)						
		Large-current (10 mA/pin) high-voltage open-drain pin (7 V) Large-current (10 mA/pin) (H8/38024S Group only)						
		High-voltage (7 V) input pin (Except for H8/38024S Group)						
		Note added						
		If the on-chip emulator is used, pins 95, 33, 34, and 35 are reserved for the emulator and not available to the user.						
1.3.1 Pin Arrangement	7	Description amended						
		The H8/38024 Group and H8/38024S Group pin arrangements are shown in figures 1.2, 1.3, and 1.4. The bonding pad location diagram of the HCD64338024, HCD64338023, HCD64338022, HCD64338021 and HCD64338020 is shown in figure 1.5. The bonding pad coordinates of the HCD64338024, HCD64338023, HCD64338022, HCD64338021 and HCD64338020 are given in table 1.2. The bonding pad location diagram of the HCD64F38024, HCD64F38024R is shown in figure 1.6. The bonding pad coordinates of the HCD64F38024 are given in table 1.3. The bonding pad location diagram of the HCD64338024S, HCD64338020S is shown in figure 1.7. The bonding pad coordinates of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338024S, HCD64338023S, HCD64338022S, HCD64338024S, HCD64338023S, HCD64338022S, HCD64338024S, HCD64338020S are given in table 1.4.						
Figure 1.2 Pin		Note added						
Arrangement (FP-80A, TFP-80C: Top View)		If the on-chip emulator is used, pins 95, 33, 34, and 35 are reserved for the emulator and not available to the user.						
Figure 1.3 Pin	8	Note added						
Arrangement (FP-80B: Top View)		If the on-chip emulator is used, pins 95, 33, 34, and 35 are reserved for the emulator and not available to the user.						
Figure 1.4 Pin Arrangement (TLP-85V) [Under Development]	9	Figure added						
Figure 1.6 Bonding Pad	12	Figure title amended						
Location Diagram of HCD64F38024, HCD64F38024R (Top View)		Bonding Pad Location Diagram of HCD64F38024, HCD64F38024R (Top View)						
Table 1.3 Bonding Pad	13	Table title amended						
Coordinates of HCD64F38024, HCD64F38024R		Bonding Pad Coordinates of HCD64F38024, HCD64F38024R						

Item	Page	Revisions (See Manual for Details)
1.3.1 Pin Arrangement	14, 15	Figure 1.7 and table 1.4 newly added
Figure 1.7 Bonding Pad Location Diagram of HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S (Top View)		
Table 1.4 Bonding Pad Coordinates of HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S		
1.3.2 Pin Functions	16	Table amended

Table 1.5 Pin Functions

$ \frac{Power}{source}_{pins} = \frac{V_{cc}}{V_{ss}} \frac{52}{s} \frac{54}{s} \frac{E8}{s} \frac{53}{s} \frac{54}{s} \frac{52}{s} \frac{Input}{v} \frac{Pom}{pin}_{rot}_{rot} \\ \frac{V_{ss}}{sup} \frac{8}{s} \frac{10}{s} \frac{D8}{s} \frac{9}{s} \frac{9}{s} \frac{8}{s} \frac{10}{s} \frac{D8}{s} \frac{9}{s} \frac{10}{s} \frac{8}{s} \frac{Input}{sup} \frac{Por}{sup} \\ \frac{10}{s} \frac{10}{s$	ame and Functions ower supply: All V _{CC} ns should be connected the system power pply. round: All V _{SS} pins tould be connected to	
source pins V _{ss} 8 10 D8 9 10 8 Input Gro (= AV _{ss}) (= AV _{ss}) E1 54 55 53 show the	ns should be connected the system power upply. round: All V _{ss} pins would be connected to	
$\begin{array}{c c} (= AV_{SS}) & (= AV_{SS}) \\ \hline 53 & 55 & (= AV_{SS}) \end{array} \begin{array}{c c} 54 & 55 & 53 & show the statement of t$	ould be connected to	
	e system power supply V).	
Thi pin Wh is n pin	nalog power supply: his is the power supply n for the A/D converter. hen the A/D converter not used, connect this n to the system power upply.	
(= V _{ss}) (= V _{ss}) the pin or	nalog ground: This is e A/D converter ground n. It should be onnected to the system ower supply (0V).	
V ₂ 50 52 E9 51 52 50 The V ₃ 49 51 F8 50 51 49 sup	CD power supply: nese are the power apply pins for the LCD antroller/driver.	
	These pins connect to a	
- USC ₂ 9 11 ES 10 11 9 Output osc to i See typi	ystal or ceramic cillator, or can be used input an external clock. se section 4, Clock ulse Generators, for a pical connection agram.	
	nese pins connect to a	
X ₂ / 9 D2 / 8 / Output _{crys} See Pul	2.768-kHz or 38.4-kHz ystal oscillator. ee section 4, Clock ulse Generators, for a pical connection agram.	

Revisions (See Manual for Details)

1 2 2	Pin Functions	
1.3.Z	PINFUNCTIONS	

Page

17

Item

Table 1.5 Pin Functions

	Pin No.								
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V ^{*4}	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
System control	RES	12	14	F3	13	14	12	Input	Reset: When this pin is driven low, the chip is reset
	TEST	11	13	E2	12	13	11	Input	Test pin: This pin is reserved and cannot be used. It should be connected to V _{SS} .
Interrupt pins	IRQ₁ IRQ₁ IRQ₃ IRQ₄	72 76 5 3	74 78 7 5	C5 B3 D1 B2	73 77 5 3	74 78 6 4	72 76 5 3	Input	IRQ interrupt request 0, 1, 3, and 4: These are input pins for edge- sensitive external interrupts, with a selection of rising or falling edge
	IRQAEC	60	62	C10	61	62	60	Input	Asynchronous event counter event signal: This is an interrupt input pin for enabling asynchronous event input.
	WKP7 to WKP0	20 to 13	22 to 15	H1, J1, H3, G1, H2, G2, F2, G3	21 to 14	22 to 15	20 to 13	Input	Wakeup interrupt request 7 to 0: These are input pins for rising or falling-edge-sensitive external interrupts.
Timer pins	AEVL AEVH	68 67	70 69	A6 B7	69 68	70 69	68 67	Input	Asynchronous event counter event input: This is an event input pin for input to the asynchronous event counter.
	TMIC	76	78	B3	77	78	76	Input	Timer C event input: This is an event input pin for input to the timer C counter.
	UD	61	63	A9	62	63	61	Input	Timer C up/down select: This pin selects up- or down-counting for the timer C counter. The counter operates as a down-counter when this pin is high, and as an up- counter when low.
	TMIF	5	7	D1	5	6	5	Input	Timer F event input: This is an event input pin for input to the timer F counter.

ltem

Page

Revisions (See Manual for Details)

1.3.2 Pin Functions	18				Pin No.						
Table 1.5 Pin Functions		Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V ^{*4}	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
		Timer pins	TMOFL	62	64	A8	63	64	62	Output	Timer FL output: This is an output pin for waveforms generated by the timer FL output compare function.
			TMOFH	63	65	B9	64	65	63	Output	Timer FH output: This is an output pin for waveforms generated by the timer FH output compare function.
			TMIG	2	4	C1	2	3	2	Input	Timer G capture input: This is an input pin for timer G input capture.
		10-bit PWM pin	PWM1 PWM2	54 55	56 57	E10 D9	55 56	56 57	54 55	Output	10-bit PWM output: These are output pins for waveforms generated by the channel 1 and 2 10-bit PWMs.
		I/O ports	P17 P16 P14 P13	5 4 3 2	7 6 5 4	D1 C2 B2 C1	5 4 3 2	6 5 4 3	5 4 3 2	I/O	Port 1: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register 1 (PCR1).
			P3 ₇ to P3 ₀	68 to 61	70 to 63	A6, B7 C7, A7 B8, B9 A8, A9	69 to 62	70 to 63	68 to 61	I/O	Port 3: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 3 (PCR3).
											If the on-chip emulator is used, pins 33, 34, and 35 are reserved for the emulator and not available to the user.
			P43	72	74	C5	73	74	72	Input	Port 4 (bit 3): This is a 1- bit input port.
			P4 ₂ to P4 ₀	71 to 69	73 to 71	B6 B5 C6	72 to 70	73 to 71	71 to 69	I/O	Port 4 (bits 2 to 0): This is a 3-bit I/O port. Input or output can be designated for each bit by means of port control register 4 (PCR4).
			P57 to P50	20 to 13	22 to 15	H1, J1 H3, G1 H2, G2 F1, G3	21 to 14	22 to 15	20 to 13	I/O	Port 5: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 5 (PCR5).

Item

Page

Revisions (See Manual for Details)

1.3.2 Pin Functions	19				Pin No.						
Table 1.5 Pin Functions		Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V*4	Pad No.*1	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
		I/O ports	P67 to P60	28 to 21	30 to 23	K5, J4 H4, K4 J3, J2 K3, K2	29 to 22	30 to 23	28 to 21	I/O	Port 6: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 6 (PCR6).
			P7 ₇ to P7 ₀	36 to 29	38 to 41	J8, J7 K6, H7 H6, J7 H6, J5 J6, H5	37 to 30	38 to 31	36 to 29	I/O	Port 7: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 7 (PCR7).
			P87 to P80	44 to 37	46 to 39	H9, J9 H10, J10 K8, K9 H8, K7	45 to 38	46 to 39	44 to 37	I/O	Port 8: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 8 (PCR8).
			P9 ₅ to P9 ₀	59 to 54	61 to 56	B10, C8 D10, C9 D9, E10	60 to 55	61 to 56	59 to 54	Output	Port 9: This is a 6-bit output port. If the on-chip emulator is used, pin 95 is reserved for the emulator and not available to the user. In the case of the F-ZTAT version, pin 95 should not be left open in the user mode, and should instead be pulled up to high level.
			PA ₃ to PA ₀	45 to 48	47 to 50	G10 G8 G9 F10	46 to 49	47 to 50	45 to 48	I/O	Port A: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register A (PCRA).
			PB ₇ to PB ₀	80 to 73	2, 1, 80 to 75	A3, A2 C3, A4 B3, B4 A5, C4	81 to 74	1, 81 to 75	80 to 73	Input	Port B: This is an 8-bit input port.
	con	Serial communi- cation	RXD ₃₂	70	72	B5	71	72	70	Input	SCI3 receive data input: This is the SCI3 data input pin.
		(SCI)	TXD ₃₂	71	73	B6	72	73	71	Output	SCI3 transmit data output: This is the SCI3 data output pin.
			SCK ₃₂	69	71	C6	70	71	69	I/O	SCI3 clock I/O: This is the SCI3 clock I/O pin.

ltem

Page

20

Revisions (See Manual for Details)

1.3.2 Pin Functions Table 1.5 Pin Functions

			Pin No.						
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V ^{*4}	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
A/D converter	AN ₇ to AN ₀	80 to 73	2, 1, 80 to 75	A3, A2 C3, A4 B3, B4 A5, C4	81 to 74	1, 81 to 75	80 to 73	Input	Analog input channels 7 to 0: These are analog data input channels to the A/D converter.
	ADTRG	3	5	B2	3	4	3	Input	A/D converter trigger input: This is the external trigger input pin to the A/D converter.
LCD controller/ driver	COM ₄ to COM ₁	45 to 48	47 to 50	G10, G8 G9, F10	46 to 49	47 to 50	45 to 48	Output	LCD common output: These are the LCD common output pins.
	SEG ₃₂ to SEG ₁	44 to 13	46 to 15	H9, J9, H10, J10, K8, K9, H8, K7, J8, J7, K6, H7, H6, J5, J6, H5, K5, J4, H4, K4, J3, J2, K3, K2, H1, J1, H3, G1, H2, G2, F1, G3		46 to 15	44 to 13	Output	LCD segment output: These are the LCD segment output pins.
NC	NC			A1, A10, D4, K2, K10					NC pin
	HCD64	338020.						338022,	HCD64338021, and
	 *2 Pad number for HCD64F38024 and HCD64F38024R. *3 Pad number for HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, 								

*3 Pad number for HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S.

4 The TLP-85V is under development.

ltem		Page	Revisions (See Manual for Details)					
2.8.1	Memory Map	55 to 59	Product names added to description					
			The memory map of the H8/38024 and H8/38024S are shown in fi 2.16 (1), that of the H8/38023 and H8/38023S in figure 2.16 (2), the H8/38022 and H8/38022S in figure 2.16 (3), that of the H8/38020 and H8/38021S in figure 2.16 (4), and that of the H8/38020 and H8/38020S in figure 2.16 (5). Product name added to title of figure 2.16 (1) and figure amended					
			H8/38024 and H8/38024S Memory Map					
			HD64F38024, HD64F38024R HD64338024 (mask ROM version) (flash memory version) HD64338024 (mask ROM version) HD64738024 (PROM version)					
			H'0000 Interrupt vector area H'0020 Interrupt vector area H'0029 H'0029 H'002A H'002A					
			32 kbytes	32 kbytes (32768 bytes)				
			H'7000 Firmware for on-chip emulator*1 H'7FFF					
			HTF020 Internal I/O register Not used					
			Not used H'F740 H'F740 LCD RAM (16 bytes) H'F74F H'F74F					
			H'F780 (Workarea for reprogramming Not used					
			flash memory: 1 kbyte)*2 H'FB7F On-chip RAM H'FB80 (2 kbytes) User area 1024 bytes On-chip RAM	1004 https				
			User area (1 kbyte) 1024 bytes On-chip RAM 1 H'FF7F H'FF7F H'FF7F H'FF7F Internal I/O register I	1024 bytes				
			(128 bytes) (128 bytes) (128 bytes)					
			Notes: *1 Not available to the user if the on-chip emulator is used. *2 Used by the programming control program when programming flash memory. Also, not available if the on-chip emulator is used.	to the user				
			Product name added to title of figure 2.16 (2)					
			H8/38023 and H8/38023S Memory Map					
			Product name added to title of figure 2.16 (3)					
			H8/38022 and H8/38022S Memory Map					
			Product name added to title of figure 2.16 (4)					
			H8/38021 and H8/38021S Memory Map Product name added to title of figure 2.16 (5)					
			H8/38020 and H8/38020S Memory Map					

Rev. 4.00, 05/03, page xv of xl

Item	Page	Revisions (See Manual for Details)
2.9.1 Notes on Data Access	61	Note amended
Figure 2.17 Data Size and Number of States for Access to and from On-Chip Peripheral Modules		 Notes: The example of the H8/38024 is shown here. *1 This address is H7FFF in the H8/38024 and H8/38024S (32-kbyte on-chip ROM), H'5FFF in the H8/38023 and H8/38023S (24-kbyte on-chip ROM), H'3FFF in the H8/38022 and H8/38022S (16-kbyte on-chip ROM), H'2FFF in the H8/38021 and H8/38022S (12-kbyte on-chip ROM), H'2FFF in the H8/38021 and H8/38020S (512 byte on-chip ROM), H'1FFF in the H8/38021, H8/38020S (8-kbyte on-chip ROM). *2 This address is H'FD80 in the H8/38021, H8/38021S, H8/38020, and H8/38020S (512 bytes of on-chip RAM). *3 Internal I/O registers with addresses from H'F020 to H'F02B and on-chip RAM with addresses from HF780 to H'FB7F are installed on the HD64F38024 and HD64F38024R will result in access to an empty area.
3.3.1 Overview	72	Watchdog timer added to interrupt sources
Table 3.2 Interrupt Sources and Their Priorities		
4.5 Note on Oscillators	104, 105	Description and figure added
Figure 4.12 Negative Resistance Measurement and Circuit Modification Suggestions		
5.1 Overview	111	Note amended
Table 5.2 Internal State in Each Operating Mode		*1 Register contents are retained, but output is high-impedance state. Port 5 of the HD64F38024 retains the previous pin state.
5.3.1 Transition to	118	Description amended
Standby Mode		··· The I/O ports go to the high-impedance state. Port 5 of the HD64F38024 retains the previous pin state.
5.3.4 Standby Mode	120	Description amended
Transition and Pin States		 At the same time, pins go to the high-impedance state (except pins for which the pull-up MOS is designated as on). Port 5 of the HD64F38024 retains the previous pin state.
6.1 Overview	133	Product names added to description
		1st line changed as follows
		The H8/38024 and H8/38024S have 32 kbytes of on-chip mask ROM, the H8/38023 and H8/38023S have 24 kbytes, the H8/38022 and H8/38022S have 16 kbytes, the H8/38021 and H8/38021S have 12 kbytes, and the H8/38020 and H8/38020S have 8 kbytes.

ltem	Page	Revisions (See Manual for Details)
6.2.2 Socket Adapter Pin	135	Figure amended
Arrangement and Memory Map		58 P92 PGM 54 Vcc Vcc 3 AVcc Vcc
Figure 6.2 Socket Adapter Pin Correspondence (with		13 TEST 77 PB2 56 P90
HN27C101)		57 P91 61 P9s 55 Vss 10 Vss = AVss
		8 X1 75 PB0 76 PB1
6.5.1 Features	144	indicated in the figure should be left open. Description amended The features of the 32-kbyte flash memory built into HD64F38024 and HD64F38024R are summarized below. Reprogramming Description Amended
		The HD64F38024R can be reprogrammed up to 1,000 times and the HD64F38024 up to 100 times.
6.7 On-Board Programming Modes	153	Description amended At reset-start in reset mode, the series of HD64F38024 and HD64F38024R ···
6.7.1 Boot Mode Table 6.9 Oscillating Frequencies (f _{OSC}) for which Automatic Adjustment of LSI Bit Rate Is Possible	155	Table title amended Oscillating Frequencies (fosc) for which Automatic Adjustment of LSI Bit Rate Is Possible Table amended Oscillating Frequencies (fosc) Range of LSI
6.7.2 Programming/ Erasing in User Program Mode	156	Description amended The term user mode refers to the status when a user program is being executed. On-board programming/erasing of an ···
6.10.1 Socket Adapter	163	Description amended The socket adapter converts the pin allocation of the HD64F38024 and HD64F38024R to that of ···
6.10.2 Programmer Mode Commands Figure 6.12 Socket Adapter Pin Correspondence Diagram	164	Figure amended HD64F38024, HD64F38024R Pin No. FP-80A FP-80C Pin Name

Item	Page	Revisions (See Manual for Details)						
7.1 Overview	175	Product names added to description						
		The H8/38024, H8/38023, H8/38022, H8/38024S, H8/38023S, and H8/38022S have 1 kbyte of high-speed static RAM on-chip, and the H8/38021, H8/38020, H8/38021S, and H8/38020S have 512 bytes. The RAM is connected to the CPU by a 16-bit data bus, allowing hig speed 2-state access for both byte data and word data.						
8.1 Overview	177, 178	Note added						
Table 8.1 Port Functions		Port 3 • 8-bit I/O port P3 ₇ /AEVL Asynchronous counter PMR3 • MOS input pull-up option P3 ₆ /AEVH event inputs AEVL, AEVH ECCR						
		Large-current P3 ₅ to P3 ₃ None						
		port** P32, TMOFH Timer F output PMR3 • MOS open drain output selectable P31, TMOFL compare output						
		(only P3 ₅) P3₀/UD Timer C count up/down PMR3 selection input						
		Port 9 • 6-bit output port P9 ₅ to P9 ₂ None						
		 High-voltage, P91, P90/ 10-bit PWM output PMR9 large-current port^{*2} PWM2, PWM1 						
		High-voltage port ^{*2} IRQAEC None						
		Notes: *1 Applies to the HD64338024, HD64338023, HD64338022, HD64338021, HD64338020, and HD64738024 only. *2 Standard voltage on H8/38024S Group.						
8.5.4 Pin States	201	Note amended						
Table 8.13 Port 5 Pin States		Note: * A high-level signal is output when the MOS pull-up is in the on state.						
		In the HD64F38024 the previous pin state is retained.						
8.9.2 Register	213, 214	PMR9 amended and note added						
Configuration and Description		Bit 7 6 5 4 3 2 1 0						
2. Port mode register 9		Initial value 1 1 1 1 0 - 0 0						
(PMR9)		Read/Write — — — — R/W W R/W R/W						
		Note: * Readable/writable reserved bit in the H8/38024S Group.						
		Bit 3 description added						
		This bit is reserved in the H8/38024S Group.						
		Bit 3 note changed						
9.7.2 Register Configurations	296	Bit 6						
7. Event counter		Table amended						
control/status register (ECCSR)		1 ECL has overflowed Setting condition: Set when ECL overflows from H'FF to H'00						

Rev. 4.00, 05/03, page xviii of xl

ltem	Page	Revisions (See Manual for Details)
9.7.5 Application Notes	304	Description amended
		 When reading the values in ECH and ECL, the correct value will not be returned if the event counter increments during the read operation. Therefore, if the counter is being used in the 8-bit mode, clear bits CUEH and CUEL in ECCSR to 0 before reading ECH or ECL. If the counter is being used in the 16-bit mode, clear CUEL only to 0 before reading ECH or ECL.
		3. When using the clock in the 16-bit mode, set CUEH to 1 first, then set CRCH to 1 in ECCSR. Or, set CUEH and CRCH simultaneously before inputting the clock. After that, do not change the CUEH value while using in the 16-bit mode. Otherwise, an error counter increment may occur. Also, to reset the counter, clear CRCH and CRCL to 0 simultaneously or clear CRCL and CRCH to 0 sequentially, in that order.
12.6.3 Influences on	383	A/D converter equivalent circuit amended
Absolute Precision		20 pF
Figure 12.6 Analog Input Circuit Example		
13.3.4 Boosting the LCD Drive Power Supply	402	Figure amended
Figure 13.9 Connection of External Split- Resistance		

ltem	Page	Revisions (See Manual for De	talis)			
14.1 H8/38024 ZTAT Version and Mask ROM	403	Table amen	ded				
Version Absolute		Item		Symbol	Value	Unit	Note
Maximum Ratings		Power supply vo	0	Vcc	0.3 to +7.0	V	*1
-		Analog power su		AV _{CC}	0.3 to +7.0	V	
Table 14.1 Absolute		Programming vo	Ports other than Port B	V _{PP} V _{in}	0.3 to +13.0 0.3 to V CC +0.3	V	_
Maximum Ratings		input voltage	and IRQAEC	v in	0.3 10 V CC +0.3	v	
			Port B	AV _{in}	0.3 to AV _{CC} +0.3	V	_
			IRQAEC	HV _{in}	0.3 to +7.3	V	_
		Port 9 pin voltag		V _{P9}	0.3 to +7.3	V	
		Operating tempe	erature	T _{opr}	20 to +75 (regular specifications)	С	
					40 to +85 (wide-range specifications)	С	
		Storage tempera	ature	T _{stg}	55 to +125	С	
		oper	nanent damage may occur ation should be under the c reding these values can res	onditions spe	ecified in Electrical Cha	racteristi	CS.
Characteristics Table 14.2 DC Characteristics		T _a = −20°C t (wide-range	to 5.5 V, AV_{CC} = 1. to +75°C (regular sp specifications), T _a : so otherwise indicate	ecificatio = +75°C (ns), T _a = –40°C	to +85	°C
	408	Table amen	ded				
		P9 ₀ to P9 ₂	— — 0.5		V _{CC} = 2.2 to 5 I _{OL} = 25 mA	5.5 V	*5
					I _{OL} = 15 mA		
			— — 0.5		I _{OL} = 10 mA		*6
	411	Note *7 dele					
	411		eted				
14.2.2 AC							
14.2.3 AC	412, 414	Description	amended.				
14.2.3 AC Characteristics Table 14.3 Control Signal Timing	412, 414	Description $V_{CC} = 1.8 V$ $T_a = -20^{\circ}C$ (wide-range		ecificatio = +75°C (ns), T _a = –40°C	to +85	°C
Characteristics Table 14.3 Control Signal	412, 414	Description $V_{CC} = 1.8 V$ $T_a = -20^{\circ}C$ (wide-range	amended. to 5.5 V, AV _{CC} = 1. to +75°C (regular sp specifications), T _a = ss otherwise indicate	ecificatio = +75°C (ns), T _a = –40°C	to +85	°C
Characteristics Table 14.3 Control Signal	412, 414	Description $V_{CC} = 1.8 V$ $T_a = -20^{\circ}C +$ (wide-range mode) unless Note *4 dele $V_{CC} = 1.8 V$ $T_a = -20^{\circ}C +$ (wide-range	amended. to 5.5 V, AV _{CC} = 1. to +75°C (regular sp specifications), T _a = ss otherwise indicate	ecificatio = +75°C (ed. 8 V to 5.5 pecificatio = +75°C (ns), $T_a = -40^{\circ}C$ Die) (including s $V, V_{SS} = AV_{SS} =$ ns), $T_a = -40^{\circ}C$	to +85 ubactiv = 0.0 \ to +85	°C ve v, °C

Item	Page	Revisions (See Manu	al for D	etails)				
14.2.4 A/D Converter	415	Description amended.						
Characteristics Table 14.5 A/D Converter Characteristics		V_{CC} = 1.8 V to 5.5 V, V_{SS} = AV _{SS} = 0.0 V, T_a = -20°C to +75°C (regular specifications), T_a = -40°C to +85°C (wide-range specifications), T_a = +75°C (Die) unless otherwise indicated.						
	416	Note *5 deleted						
14.2.5 LCD	416	Description amended.						
Characteristics Table 14.6 LCD Characteristics		$ V_{CC} = 1.8 \ V \ to \ 5.5 \ V, \ AV_{CC} = 1.8 \ V \ to \ 5.5 \ V, \ V_{SS} = AV_{SS} = 0.0 \ V, \\ T_a = -20^{\circ} C \ to \ +75^{\circ} C \ (regular \ specifications), \ T_a = -40^{\circ} C \ to \ +75^{\circ} C \\ (wide-range \ specifications), \ T_a = +75^{\circ} C \ (Die) \ (including \ subactive \ mode) \ unless \ otherwise \ specified. $						
		Note *3 deleted						
14.3 H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Absolute	417	Title amended H8/38024 F-ZTAT Ver Maximum Ratings	sion and	1 H8/38024R F-Z1	TAT Version Absolute			
Maximum Ratings		Table amended						
Table 14.7 Absolute Maximum Ratings		Port 9 pin voltage	V_{P9}	–0.3 to +7.3	V			
		Operating temperature	T _{opr}	–20 to +75 ^{*2} (regular specifications)	°C			
				–40 to +85 ^{*2} (wide-range specifications)	°C			
				+75 (products shipped as chips) ^{*3}				
		Storage temperature	T_{stg}	–55 to +125	°C			
		 Notes: *1 Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability. *2 The operating temperature ranges for flash memory programming/erasing are T_a = -20°C to +75°C. *3 Power may be applied when the temperature is between -20 and +75°C. 						
14.4 H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Electrical Characteristics	418	Title amended H8/38024 F-ZTAT Ver Characteristics	sion and	1 H8/38024R F-Z1	TAT Version Electrical			

Item	Page	Revisions (See Manual for Details)					
14.4.2 DC	420, 422	Table amended					
Characteristics	to 425	Default conditions unless otherwise indicated amended					
Table 14.8 DC Characteristics		$V_{\rm CC}$ = 2.7 V to 3.6 V, $AV_{\rm CC}$ = 2.7 V to 3.6 V, $V_{\rm SS}$ = $AV_{\rm SS}$ = 0.0 V					
Characteristics		 Active mode current dissipation, sleep mode current dissipation, subactive mode current dissipation, subsleep mode current dissipation, watch mode current dissipation, and standby mode current dissipation information changed 					
		Sleep mode and subsleep mode internal state descriptions amended					
		Only on-chip timers operate					
		Note amended					
		*6 Except for the package for the TLP-85V (under development).					
14.4.3 AC	426, 427	Table amended					
Characteristics		Default conditions unless otherwise indicated amended					
Table 14.9 Control Signal Timing		$V_{\rm CC}$ = 2.7 V to 3.6 V, $AV_{\rm CC}$ = 2.7 V to 3.6 V, $V_{\rm SS}$ = $AV_{\rm SS}$ = 0.0 V					
Tirning		 Oscillation stabilization time information changed 					
		Note *3 amended and note *4 added					
Table 14.10 Serial	428	Table amended					
Interface (SCI3) Timing		Default conditions unless otherwise indicated amended					
		$V_{\rm CC}$ = 2.7 V to 3.6 V, $AV_{\rm CC}$ = 2.7 V to 3.6 V, $V_{\rm SS}$ = $AV_{\rm SS}$ = 0.0 V					
		Note deleted					
14.4.4 A/D Converter	429	Table amended					
Characteristics		Default conditions unless otherwise indicated amended					
Table 14.11 A/D		$V_{\rm CC}$ = 2.7 V to 3.6 V, $V_{\rm SS}$ = AV_{\rm SS} = 0.0 V					
Converter Characteristics		Absolute ±2.0 ±4.0 LSB AV _{CC} = 2.7 V to 3.6 V accuracy					
		$\begin{array}{ccc} \text{Conversion} & 12.4 & - & 124 & \mu \text{s} & \text{AV}_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V} \\ \text{time} \end{array}$					
		Note *4 deleted					

Item	Page	Revisions (See Manual for	r Details)							
14.4.5 LCD Characteristics Table 14.12 LCD Characteristics	430	Table amended								
		Default conditions unless of	otherwise indicated	d amended						
		V_{CC} = 2.7 V to 3.6 V, AV _{CC} =	2.7 V to 3.6 V, V _s	_{ss} = AV _{ss} =	0.0 V					
Ondractonatica		LCD power R _{LCD}	Between V ₁	0.5 3.0	9.0 M	Ω *3				
		supply split- resistance	and V_{ss}	1.5 3.0	7.0	*4				
		Liquid crystal V _{LCD} V ₁ display voltage	1	2.2 —	3.6 V	*2				
		 Notes: *1 The voltage drop from power supply pins V₁, V₂, V₃, and VSS to each segment pin or common pin. *2 When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: V_{CC} ≥ V₁ ≥ V₂ ≥ V₃ ≥ V_{SS}. *3 Applies to the HD64F38024. *4 Applies to the HD64F38024R. 								
14.4.6 Flash Memory Characteristics [preliminary specifications]	431, 432	Description amended $AV_{cc} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ V}_{ss} = AV_{ss} = 0.0 \text{ V}, \text{ V}_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$								
Table 14.13 Flash		(operating voltage range in reading), $V_{CC} = 3.0 \text{ V}$ to 3.6 V (operating voltage range in programming/erasing), $T_a = -20$ to +75°C (operating								
Memory Characteristics		temperature range in programming/erasing)								
		Table amended								
		Maximum number of reprogrammings	N _{WEC}	1000 10 *8 *11 *9	000 -	Times				
				100 10 *8 *12 *9	000					
		Data retention time	t _{DRP}	10 ^{*10}	,	Years				
		 *8 The minimum number of times all characteristics are guaranteed following reprogramming. (The guarantee covers the range from 1 to the minimum value.) *9 Reference value at 25°C. (Guideline showing number of reprogrammings over which functioning will be retained under 								
		 normal circumstances.) *10 Data retention characteristics within the range indicated specifications, including the minimum value for reprogra *11 Applies to an operating voltage range when reading data 								
		3.6 V. *12 Applies to an operating 3.6 V.	y voltage range wh	en reading	data of 2.	7 to				

ltem	Page	Revisions (See Manual for Details)				
14.5 H8/38024S Group Mask ROM Version Absolute Maximum Ratings	433	Newly added				
14.6 H8/38024S Group Mask ROM Version Electrical Characteristics	434 to 447	Newly added				
14.9 Resonator Equivalent Circuit	451	Figure title amended				
Figure 14.8 Resonator Equivalent Circuit (1)		Figure 14.8 Resonator Equivalent Circuit (1)				
Figure 14.9 Resonator Equivalent Circuit (2)		Newly added				
A.1 Instructions	460	Note (4) amended				
Table A.1 Instruction Set		(4) The number of states required for execution is 4n + 9 (n = value of R4L). 4n + 8 for HD64F38024 and H8/38024S Group.				
B.2 Functions	517	Description amended and note added				
PMR9—Port mode		Bit 7 6 5 4 3 2 1 0				
register 9		PIOFF/* PWM2 PWM1 Initial value 1 1 0 0 0 Read/Write				
		P90/PWM1 pin function switch 0 Functions as P90 output pin 1 Functions as PWM1 output pin P91/PWM2 pin function switch 0 Functions as P91 output pin				
		1 Functions as PWM2 output pin P92 to P90 step-up circuit control 0 Large-current port step-up circuit is turned on 1 Large-current port step-up circuit is turned off				
		Note: * Readable/writable reserved bit in the H8/38024S Group.				
C.4 Block Diagram of Port 5	541	Note added Note: * The value of SBY is fixed at 1 in the HD64F38024.				
Figure C.4 Port 5 Block Diagram						

Item	Page	Revis	ions (Se	e Manua	l for Deta	ails)			
Appendix D Port States in the Different Processing	548	Note	added						
States		Port	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
Table D.1 Port States Overview		P1 ₇ , P1 ₆ , P1 ₄ , P1 ₃	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
		P37 to P30	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
		P4 ₃ to P4 ₀	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
		P57 to P50	High impedance	Retained	Retained	High impedance ^{*1 *2}	Retained	Functions	Functions
		P67 to P60	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
		P77 to P70	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
		P87 to P80	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
		P9₅ to P9₀	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
		PA ₃ to PA ₀	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
		PB ₇ to PB ₀	High impedance	High impedance	High impedance	High impedance	High impedance	High impedance	High impedance
		Notes:				p is in on state. in state is retaine	ed.		

Item	Page	Revision	ns (Se	e Manu	al for De	tails)		
Appendix E List of Product Codes	549	Table re	placed	t				
		Product Type				Product Code	Mark Code	Package (Package Code)
Table E.1 H8/38024		H8/38024 H	18/38024	Mask ROM	Regular	HD64338024H	HD64338024(***)H	80-pin QFP (FP-80A)
Group Product Code		Group		versions	specifications	HD64338024F	HD64338024(***)F	80-pin QFP (FP-80B)
Lineup						HD64338024W	HD64338024(***)W	80-pin TQFP (TFP-80C)
Lineup						HCD64338024	_	Die
					Wide-range	HD64338024D	HD64338024(***)H	80-pin QFP (FP-80A)
					specifications	HD64338024E	HD64338024(***)F	80-pin QFP (FP-80B)
						HD64338024WI	HD64338024(***)W	80-pin TQFP (TFP-80C)
				ZTAT	Regular	HD64738024H	HD64738024H	80-pin QFP (FP-80A)
				versions	specifications	HD64738024F	HD64738024F	80-pin QFP (FP-80B)
						HD64738024W	HD64738024W	80-pin TQFP (TFP-80C)
					Wide-range	HD64738024D	HD64738024H	80-pin QFP (FP-80A)
					specifications	HD64738024E	HD64738024F	80-pin QFP (FP-80B)
						HD64738024WI	HD64738024W	80-pin TQFP (TFP-80C)
				F-ZTAT	Regular	HD64F38024H	HD64F38024H	80-pin QFP (FP-80A)
				versions	specifications	HD64F38024RH	HD64F38024H	
						HD64F38024F	HD64F38024F	80-pin QFP (FP-80B)
						HD64F38024RF	HD64F38024F	
						HD64F38024W	HD64F38024W	80-pin TQFP (TFP-80C)
						HD64F38024RW	HD64F38024W	
						HD64F38024RLPV	F38024RLPV	85-pin TFLGA (TLP-85V)
						HCD64F38024	_	Die
						HCD64F38024R	_	
					Wide-range	HD64F38024D	HD64F38024H	80-pin QFP (FP-80A)
					specifications	HD64F38024RD	HD64F38024H	
						HD64F38024E	HD64F38024F	80-pin QFP (FP-80B)
						HD64F38024RE	HD64F38024F	
						HD64F38024WI	HD64F38024W	80-pin TQFP (TFP-80C)
						HD64F38024RWI	HD64F38024W	
						HD64F38024RLPIV	F38024RLPIV	85-pin TFLGA (TLP-85V)
		н	8/38023	Mask ROM	Regular	HD64338023H	HD64338023(***)H	80-pin QFP (FP-80A)
				versions	specifications	HD64338023F	HD64338023(***)F	80-pin QFP (FP-80B)
						HD64338023W	HD64338023(***)W	80-pin TQFP (TFP-80C)
						HCD64338023		Die
					Wide-range	HD64338023D	HD64338023(***)H	80-pin QFP (FP-80A)
					specifications	HD64338023E	HD64338023(***)F	80-pin QFP (FP-80B)
						HD64338023WI	HD64338023(***)W	80-pin TQFP (TFP-80C)

Item	Page	Revisions (See Manual for Details)						
Appendix E List of	550	Product Ty	100			Product Code	Mark Code	Package (Package Code)
Product Codes		H8/38024	H8/38022	Mask ROM	Regular	HD64338022H	HD64338022(***)H	80-pin QFP (FP-80A)
		Group	H0/30022	versions	specifications	HD64338022F	HD64338022(***)F	80-pin QFP (FP-80A)
Table E.1 H8/38024						HD64338022F	HD64338022(***)W	80-pin TQFP (TFP-800
Group Product Code						HCD64338022	11D04330022()W	Die
· · ·					Wide-range	HD64338022D	HD64338022(***)H	80-pin QFP (FP-80A)
Lineup					specifications	HD64338022E	HD64338022(***)F	80-pin QFP (FP-80B)
						HD64338022E	HD64338022(***)W	80-pin TQFP (TFP-80
			H8/38021	Mask ROM	Regular	HD64338022WI	HD64338021(***)H	80-pin QFP (FP-80A)
			110/30021	versions	specifications	HD64338021F	HD64338021(***)F	80-pin QFP (FP-80B)
						HD64338021W	HD64338021(***)W	80-pin TQFP (TFP-80
						HCD64338021	TID04338021(····)W	Die
					Wide-range	HD64338021D	HD64338021(***)H	80-pin QFP (FP-80A)
					specifications	HD64338021E	HD64338021(***)F	80-pin QFP (FP-80B)
						HD64338021WI	HD64338021(***)W	80-pin TQFP (TFP-80
			H8/38020	Mask ROM	Regular	HD64338020H	HD64338020(***)H	80-pin QFP (FP-80A)
			110/30020	versions	specifications	HD64338020F	HD64338020(***)F	80-pin QFP (FP-80B)
						HD64338020W	HD64338020(***)W	80-pin TQFP (TFP-80
						HCD64338020	_	Die
					Wide-range	HD64338020D	HD64338020(***)H	80-pin QFP (FP-80A)
					specifications	HD64338020E	HD64338020(***)F	80-pin QFP (FP-80B)
						HD64338020WI	HD64338020(***)W	80-pin TQFP (TFP-80
		H8/38024S	H8/38024S	Mask ROM	Regular	HD64338024SH	HD64338024(***)H	80-pin QFP (FP-80A)
		Group		versions	specifications	HD64338024SW	HD64338024(***)W	80-pin TQFP (TFP-80
						HD64338024SLPV	338024S(***)LPV	85-pin TFLGA (TLP-8
						HCD64338024S		Die
					Wide-range	HD64338024SD	HD64338024(***)H	80-pin QFP (FP-80A)
					specifications	HD64338024SWI	HD64338024(***)W	80-pin TQFP (TFP-80
						HD64338024SLPIV	. ,	85-pin TFLGA (TLP-8
			H8/38023S	Mask ROM	Regular	HD64338023SH	HD64338023(***)H	80-pin QFP (FP-80A)
				versions	specifications	HD64338023SW	HD64338023(***)W	80-pin TQFP (TFP-80
						HD64338023SLPV	338023S(***)LPV	85-pin TFLGA (TLP-8
						HCD64338023S		Die
					Wide-range	HD64338023SD	HD64338023(***)H	80-pin QFP (FP-80A)
					specifications	HD64338023SWI	HD64338023(***)W	80-pin TQFP (TFP-80
						HD64338023SLPIV		85-pin TFLGA (TLP-8
			H8/38022S		Regular	HD64338022SH	HD64338022(***)H	80-pin QFP (FP-80A)
				versions	specifications	HD64338022SW	HD64338022(***)W	80-pin TQFP (TFP-80
						HD64338022SLPV	338022S(***)LPV	85-pin TFLGA (TLP-8
						HCD64338022S	_	Die
					Wide-range	HD64338022SD	HD64338022(***)H	80-pin QFP (FP-80A)
					specifications	HD64338022SWI	HD64338022(***)W	80-pin TQFP (TFP-80
						HD64338022SLPIV	/ 338022S(***)LPIV	85-pin TFLGA (TLP-8
	551	Product Ty	pe			Product Code	Mark Code	Package (Package Code)
			-	Mask ROM	Regular	HD64338021SH	HD64338021(***)H	80-pin QFP (FP-80A)
		Group		versions	specifications	UD642280215W	LD64228021(***)\\/	90 pip TOER (TER 90)

Product Typ	be			Product Code	Mark Code	Package (Package Code)
H8/38024S	H8/38021S	Mask ROM	Regular	HD64338021SH	HD64338021(***)H	80-pin QFP (FP-80A
Group		versions	specifications	HD64338021SW	HD64338021(***)W	80-pin TQFP (TFP-8
				HD64338021SLPV	338021S(***)LPV	85-pin TFLGA (TLP-
				HCD64338021S	_	Die
			Wide-range	HD64338021SD	HD64338021(***)H	80-pin QFP (FP-80A
			-	HD64338021SWI	HD64338021(***)W	80-pin TQFP (TFP-8
				HD64338021SLPIV	338021S(***)LPIV	85-pin TFLGA (TLP-
	H8/38020S	Mask ROM	Regular	HD64338020SH	HD64338020(***)H	80-pin QFP (FP-80A
		versions	specifications	HD64338020SW	HD64338020(***)W	80-pin TQFP (TFP-8
				HD64338020SLPV	338020S(***)LPV	85-pin TFLGA (TLP-
				HCD64338020S	_	Die
			Wide-range	HD64338020SD	HD64338020(***)H	80-pin QFP (FP-80A
			specifications	HD64338020SWI	HD64338020(***)W	80-pin TQFP (TFP-8
				HD64338020SLPIV	338020S(***)LPIV	85-pin TFLGA (TLP-

Item	Page	Revisions (See Manual for Details)
Appendix F Package	552	Description added
Dimensions Figure F.4 TLP-85V Package Dimensions		Dimensional drawings of the H8/38024 Group and H8/38024S Group packages FP-80A, FP-80B, and TFP-80C are shown in figures F.1, F.2, and F.3 below.
	555	Newly added
Appendix G	556, 557	Description amended
Specifications of Chip Form		The specifications of the chip form of the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 are
Figure G.2 Chip Sectional Figure of the HCD64F38024 and HCD64F38024R		shown in figure G.1. The specifications of the chip form of the HCD64F38024 and HCD64F38024R are shown in figure G.2. The specifications of the chip form of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S are shown in figure G.3.
		Title amended
		Chip Sectional Figure of the HCD64F38024 and HCD64F38024R
Figure G.3 Chip Sectional Figure of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338022S, HCD64338021S, and HCD64338020S		Newly added
Appendix H Form of	558	Description amended
Bonding Pads		The form of the bonding pads for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, HCD64338020, HCD64F38024, HCD64F38024R, HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S is shown in figure H.1.

Item	Page	Revisions (See Manual for Details)			
Appendix I Specifications		Description amended			
of Chip Tray Figure I.2 Specifications of Chip Tray for the HCD64F38024 and HCD64F38024R	562	The specifications of the chip tray for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 a shown in figure I.1. The specifications of the chip tray for the HCD64F38024 and HCD64F38024R are shown in figure I.2. The specifications of the chip tray for the HCD64338024S, HCD643380233 HCD64338022S, HCD64338021S, and HCD64338020S are shown in figure I.3.			
	Title amended Specifications of Chip Tray for the HCD64F3802	Title amended			
		Specifications of Chip Tray for the HCD64F38024 and HCD64F38024R			
Figure I.3 Specifications of Chip Tray for the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S		Newly added			

Rev. 4.00, 05/03, page xxx of xl

Contents

Sect	ion 1	Overview	1
1.1	Overv	iew	1
1.2	Interna	al Block Diagram	6
1.3	Pin Aı	rangement and Functions	7
	1.3.1	Pin Arrangement	7
	1.3.2	Pin Functions	16
Sect	ion 2	CPU	21
2.1	Overv	iew	21
	2.1.1	Features	21
	2.1.2	Address Space	22
	2.1.3	Register Configuration	22
2.2	Regist	er Descriptions	23
	2.2.1	General Registers	23
	2.2.2	Control Registers	23
	2.2.3	Initial Register Values	25
2.3	Data F	ormats	25
	2.3.1	Data Formats in General Registers	26
	2.3.2	Memory Data Formats	27
2.4	Addre	ssing Modes	28
	2.4.1	Addressing Modes	28
	2.4.2	Effective Address Calculation	30
2.5	Instruc	ction Set	34
	2.5.1	Data Transfer Instructions	36
	2.5.2	Arithmetic Operations	38
	2.5.3	Logic Operations	39
	2.5.4	Shift Operations	39
	2.5.5	Bit Manipulations	41
	2.5.6	Branching Instructions	45
	2.5.7	System Control Instructions	47
	2.5.8	Block Data Transfer Instruction	48
2.6	Basic	Operational Timing	50
	2.6.1	Access to On-Chip Memory (RAM, ROM)	50
	2.6.2	Access to On-Chip Peripheral Modules	51
2.7	CPU S	States	53
	2.7.1	Overview	53
	2.7.2	Program Execution State	54
	2.7.3	Program Halt State	54
	2.7.4	Exception-Handling State	54
		-	

Rev. 4.00, 05/03, page xxxi of xl

2.8	Memory Map	55
	2.8.1 Memory Map	55
2.9	Application Notes	60
	2.9.1 Notes on Data Access	60
	2.9.2 Notes on Bit Manipulation	62
	2.9.3 Notes on Use of the EEPMOV Instruction	68
Cast	ion 2. Exception Handling	(0)
	ion 3 Exception Handling	69
3.1	Overview	69
3.2	Reset	69
	3.2.1 Overview	69
	3.2.2 Reset Sequence	69
2.2	3.2.3 Interrupt Immediately after Reset	70
3.3	Interrupts	71
	3.3.1 Overview	71
	3.3.2 Interrupt Control Registers	73
	3.3.3 External Interrupts	83
	3.3.4 Internal Interrupts	84
	3.3.5 Interrupt Operations	85
	3.3.6 Interrupt Response Time	90
3.4	Application Notes	91
	3.4.1 Notes on Stack Area Use	91
	3.4.2 Notes on Rewriting Port Mode Registers	92
	3.4.3 Method for Clearing Interrupt Request Flags	94
Secti	ion 4 Clock Pulse Generators	97
4.1	Overview	97
	4.1.1 Block Diagram	97
	4.1.2 System Clock and Subclock	97
4.2	System Clock Generator	98
4.3	Subclock Generator	
4.4	Prescalers	
4.5	Note on Oscillators	
т.5	4.5.1 Definition of Oscillation Stabilization Wait Time	
	4.5.2 Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscillator	105
	Element)	107
		107
Secti	ion 5 Power-Down Modes	109
5.1	Overview	109
	5.1.1 System Control Registers	112
5.2	Sleep Mode	117
	5.2.1 Transition to Sleep Mode	
	5.2.2 Clearing Sleep Mode	
Rev.	4.00, 05/03, page xxxii of xl	

	5.2.3	Clock Frequency in Sleep (Medium-Speed) Mode	118
5.3	Standby	/ Mode	118
	5.3.1	Transition to Standby Mode	118
	5.3.2	Clearing Standby Mode	118
	5.3.3	Oscillator Stabilization Time after Standby Mode is Cleared	119
	5.3.4	Standby Mode Transition and Pin States	120
	5.3.5	Notes on External Input Signal Changes before/after Standby Mode	121
5.4	Watch I	Mode	
	5.4.1	Transition to Watch Mode	123
	5.4.2	Clearing Watch Mode	
	5.4.3	Oscillator StabilizationTime after Watch Mode is Cleared	123
	5.4.4	Notes on External Input Signal Changes before/after Watch Mode	123
5.5	Subslee	p Mode	
	5.5.1	Transition to Subsleep Mode	124
	5.5.2	Clearing Subsleep Mode	124
5.6	Subacti	ve Mode	
	5.6.1	Transition to Subactive Mode	125
	5.6.2	Clearing Subactive Mode	125
	5.6.3	Operating Frequency in Subactive Mode	125
5.7	Active	(Medium-Speed) Mode	126
	5.7.1	Transition to Active (Medium-Speed) Mode	126
	5.7.2	Clearing Active (Medium-Speed) Mode	126
	5.7.3	Operating Frequency in Active (Medium-Speed) Mode	126
5.8	Direct 7	Fransfer	127
	5.8.1	Overview of Direct Transfer	
	5.8.2	Direct Transition Times	128
	5.8.3	Notes on External Input Signal Changes before/after Direct Transition	130
5.9	Module	Standby Mode	131
	5.9.1	Setting Module Standby Mode	131
	5.9.2	Clearing Module Standby Mode	131
~ .			
		ROM	
6.1		2W	
	6.1.1	Block Diagram	
6.2		24 PROM Mode	
	6.2.1	Setting to PROM Mode	
	6.2.2	Socket Adapter Pin Arrangement and Memory Map	
6.3		24 Programming	
	6.3.1	Writing and Verifying	
	6.3.2	Programming Precautions	
6.4		ity of Programmed Data	
6.5		Iemory Overview	
	6.5.1	Features	144

Rev. 4.00, 05/03, page xxxiii of xl

	6.5.2	Block Diagram	145
	6.5.3	Block Configuration	146
	6.5.4	Register Configuration	147
6.6	Descrip	tions of Registers of the Flash Memory	148
	6.6.1	Flash Memory Control Register 1 (FLMCR1)	148
	6.6.2	Flash Memory Control Register 2 (FLMCR2)	150
	6.6.3	Erase Block Register (EBR)	151
	6.6.4	Flash Memory Power Control Register (FLPWCR)	151
	6.6.5	Flash Memory Enable Register (FENR)	152
6.7	On-Boa	rd Programming Modes	153
	6.7.1	Boot Mode	154
	6.7.2	Programming/Erasing in User Program Mode	156
6.8	Flash N	femory Programming/Erasing	156
	6.8.1	Program/Program-Verify	157
	6.8.2	Erase/Erase-Verify	160
	6.8.3	Interrupt Handling when Programming/Erasing Flash Memory	160
6.9	Program	n/Erase Protection	162
	6.9.1	Hardware Protection	162
	6.9.2	Software Protection	162
	6.9.3	Error Protection	162
6.10	Program	nmer Mode	163
	6.10.1	Socket Adapter	163
	6.10.2	Programmer Mode Commands	163
	6.10.3	Memory Read Mode	165
	6.10.4	Auto-Program Mode	168
	6.10.5	Auto-Erase Mode	170
	6.10.6	Status Read Mode	171
	6.10.7	Status Polling	173
	6.10.8	Programmer Mode Transition Time	173
	6.10.9	Notes on Memory Programming	174
6.11	Power-	Down States for Flash Memory	174
Secti		RAM	
7.1	Overvie	2W	175
	7.1.1	Block Diagram	175
Secti	on 8 1	/O Ports	177
8.1	Overvie	2W	177
8.2			
	8.2.1	Overview	
	8.2.2	Register Configuration and Description	
	8.2.3	Pin Functions	
	8.2.4	Pin States	185



	8.2.5	MOS Input Pull-Up	185
8.3	Port 3		186
	8.3.1	Overview	186
	8.3.2	Register Configuration and Description	186
	8.3.3	Pin Functions	191
	8.3.4	Pin States	192
	8.3.5	MOS Input Pull-Up	192
8.4	Port 4		193
	8.4.1	Overview	193
	8.4.2	Register Configuration and Description	193
	8.4.3	Pin Functions	195
	8.4.4	Pin States	196
8.5	Port 5		197
	8.5.1	Overview	197
	8.5.2	Register Configuration and Description	197
	8.5.3	Pin Functions	200
	8.5.4	Pin States	201
	8.5.5	MOS Input Pull-Up	201
8.6	Port 6		202
	8.6.1	Overview	202
	8.6.2	Register Configuration and Description	202
	8.6.3	Pin Functions	204
	8.6.4	Pin States	205
	8.6.5	MOS Input Pull-Up	205
8.7	Port 7		206
	8.7.1	Overview	206
	8.7.2	Register Configuration and Description	206
	8.7.3	Pin Functions	208
	8.7.4	Pin States	208
8.8	Port 8		209
	8.8.1	Overview	209
	8.8.2	Register Configuration and Description	209
	8.8.3	Pin Functions	211
	8.8.4	Pin States	211
8.9	Port 9		212
	8.9.1	Overview	212
	8.9.2	Register Configuration and Description	212
	8.9.3	Pin Functions	215
	8.9.4	Pin States	215
8.10	Port A.		216
	8.10.1	Overview	216
	8.10.2	Register Configuration and Description	216
	8.10.3	Pin Functions	218

Rev. 4.00, 05/03, page xxxv of xl

	8.10.4	Pin States	219
8.11	Port B.		220
	8.11.1	Overview	220
	8.11.2	Register Configuration and Description	220
	8.11.3	Pin Functions	221
8.12	Input/C	Output Data Inversion Function	223
	8.12.1	Overview	223
	8.12.2	Register Configuration and Descriptions	223
	8.12.3	Note on Modification of Serial Port Control Register	225
8.13	Applica	ation Note	225
	8.13.1	The Management of the Un-Use Terminal	225
Secti	on 9 '	Гimers	227
9.1		ew	
9.2		A	
1.2	9.2.1	Overview	
	9.2.2	Register Descriptions	
	9.2.3	Timer Operation	
	9.2.5	Timer A Operation States	
	9.2.5	Application Note	
9.3			
).5	9.3.1	Overview	
	9.3.2	Register Descriptions	
	9.3.3	Timer Operation	
	9.3.4	Timer C Operation States	
9.4	,	F	
<i>у</i> .т	9.4.1	Overview	
	9.4.2	Register Descriptions	
	9.4.3	CPU Interface	
	9.4.4	Operation	
	9.4.5	Application Notes	
9.5		J	
).5	9.5.1	Overview	
	9.5.2	Register Descriptions	
	9.5.3		263
	9.5.4	Operation	
	9.5.5	Application Notes	
	9.5.6	Timer G Application Example	
9.6		log Timer	
2.0	9.6.1	Overview	280
	9.6.2	Register Descriptions	
	9.6.3	Timer Operation	
	9.6.4	Watchdog Timer Operation States	
	2.0.4	waterieus rinner operation States	200

9.7	Asynch	ronous Event Counter (AEC)	287
	9.7.1	Overview	287
	9.7.2	Register Configurations	290
	9.7.3	Operation	299
	9.7.4	Asynchronous Event Counter Operation Modes	303
	9.7.5	Application Notes	304
Secti	on 10	Serial Communication Interface	305
10.1	Overvie	2W	305
	10.1.1	Features	305
	10.1.2	Block diagram	307
	10.1.3	Pin configuration	308
	10.1.4	Register configuration	308
10.2	Registe	r Descriptions	309
	10.2.1	Receive shift register (RSR)	309
	10.2.2	Receive data register (RDR)	309
	10.2.3	Transmit shift register (TSR)	310
	10.2.4	Transmit data register (TDR)	310
	10.2.5	Serial mode register (SMR)	311
	10.2.6	Serial control register 3 (SCR3)	314
	10.2.7	Serial status register (SSR)	318
	10.2.8	Bit rate register (BRR)	322
	10.2.9	Clock stop register 1 (CKSTPR1)	328
	10.2.10	Serial Port Control Register (SPCR)	328
10.3	Operati	on	330
	10.3.1	Overview	330
	10.3.2	Operation in Asynchronous Mode	334
	10.3.3	Operation in Synchronous Mode	343
	10.3.4	Multiprocessor Communication Function	350
10.4	Interrup	ots	357
10.5	Applica	tion Notes	358
Secti	on 11	10-Bit PWM	363
11.1	Overvie	2W	363
	11.1.1	Features	363
	11.1.2	Block Diagram	364
	11.1.3	Pin Configuration	364
	11.1.4	Register Configuration	
11.2	Registe	r Descriptions	366
		PWM Control Register (PWCRm)	
	11.2.2	PWM Data Registers U and L (PWDRUm, PWDRLm)	367
		Clock Stop Register 2 (CKSTPR2)	
11.3	Operati	on	369

Rev. 4.00, 05/03, page xxxvii of xl

	11.3.1	Operation	369
	11.3.2	PWM Operation Modes	370
		-	
Secti	on 12	A/D Converter	371
12.1	Overvie	ew	371
	12.1.1	Features	371
	12.1.2	Block Diagram	372
	12.1.3	Pin Configuration	373
		Register Configuration	
12.2		r Descriptions	
	-	A/D Result Registers (ADRRH, ADRRL)	
		A/D Mode Register (AMR)	
	12.2.3	A/D Start Register (ADSR)	376
	12.2.4	Clock Stop Register 1 (CKSTPR1)	377
12.3	Operati	on	378
	-	A/D Conversion Operation	
	12.3.2	Start of A/D Conversion by External Trigger Input	378
	12.3.3	A/D Converter Operation Modes	379
12.4	Interrup	pts	379
12.5	Typical	Use	379
12.6	Applica	ation Notes	382
	12.6.1	Application Notes	382
	12.6.2	Permissible Signal Source Impedance	383
	12.6.3	Influences on Absolute Precision	383
Secti	on 13	LCD Controller/Driver	385
13.1	Overvie	ew	385
	13.1.1	Features	385
	13.1.2	Block Diagram	386
	13.1.3	Pin Configuration	387
	13.1.4	Register Configuration	387
13.2	Registe	r Descriptions	388
	13.2.1	LCD Port Control Register (LPCR)	388
	13.2.2	LCD Control Register (LCR)	390
	13.2.3	LCD Control Register 2 (LCR2)	392
	13.2.4	Clock Stop Register 2 (CKSTPR2)	393
13.3	Operati	on	394
	13.3.1	Settings up to LCD Display	394
	13.3.2	Relationship between LCD RAM and Display	396
	13.3.3	Operation in Power-Down Modes	
	13.3.4	Boosting the LCD Drive Power Supply	402

Secti		Electrical Characteristics	
14.1	H8/380	24 ZTAT Version and Mask ROM Version Absolute Maximum Ratings	403
14.2	H8/380	24 ZTAT Version and Mask ROM Version Electrical Characteristics	404
	14.2.1	Power Supply Voltage and Operating Range	404
	14.2.2	DC Characteristics	406
	14.2.3	AC Characteristics	412
	14.2.4	A/D Converter Characteristics	415
	14.2.5	LCD Characteristics	416
14.3	H8/380	24 F-ZTAT Version and H8/38024R F-ZTAT Version Absolute Maximum	
	Ratings	5	417
14.4	H8/380	24 F-ZTAT Version and H8/38024R F-ZTAT Version Electrical Characteristics	418
	14.4.1	Power Supply Voltage and Operating Range	418
	14.4.2	DC Characteristics	420
	14.4.3	AC Characteristics	426
	14.4.4	A/D Converter Characteristics	429
	14.4.5	LCD Characteristics	430
	14.4.6	Flash Memory Characteristics [preliminary specifications]	431
14.5	H8/380	24S Group Mask ROM Version Absolute Maximum Ratings	433
14.6	H8/380	24S Group Mask ROM Version Electrical Characteristics	434
	14.6.1	Power Supply Voltage and Operating Range	434
	14.6.2	DC Characteristics	436
	14.6.3	AC Characteristics	443
	14.6.4	A/D Converter Characteristics	446
	14.6.5	LCD Characteristics	447
14.7	Operati	on Timing	448
14.8	Output	Load Circuit	450
14.9	Resona	tor Equivalent Circuit	451
14.10	Usage 1	Note	452
Appe	endix A	CPU Instruction Set	453
A.1	Instruct	ions	453
A.2	Operati	on Code Map	461
A.3	Numbe	r of Execution States	463
Appe	endix B	Internal I/O Registers	468
B.1	Addres	Ses	468
B.2	Functio	ns	473
Appe	endix C	L/O Port Block Diagrams	529
C.1		Diagrams of Port 1	
C.2	Block I	Diagrams of Port 3	532
C.3	Block I	Diagrams of Port 4	537
C.4	Block I	Diagram of Port 5	541

C.5	Block Dia	agram of Port 6	542
C.6	Block Dia	agram of Port 7	543
C.7	Block Dia	agram of Port 8	544
C.8	Block Dia	agrams of Port 9	545
C.9	Block Dia	agram of Port A	546
C.10	Block Dia	agram of Port B	547
Appe	endix D	Port States in the Different Processing States	548
Appe	ndix E	List of Product Codes	549
Appe	endix F	Package Dimensions	552
Appe	endix G	Specifications of Chip Form	556
Appe	endix H	Form of Bonding Pads	558
Appe	ndix I	Specifications of Chip Tray	559



Section 1 Overview

1.1 Overview

The H8/300L Series is a series of single-chip microcomputers (MCU: microcomputer unit), built around the high-speed H8/300L CPU and equipped with peripheral system functions on-chip.

Within the H8/300L Series, the H8/38024 Group and H8/38024S Group comprise single-chip microcomputers equipped with a LCD (Liquid Crystal Display) controller/driver. Other on-chip peripheral functions include six timers, a two-channel 10-bit pulse width modulator (PWM), a serial communication interface, and an A/D converter. Together, these functions make the H8/38024 Group and H8/38024S Group ideally suited for embedded applications in systems requiring low power consumption and LCD display. Models in the H8/38024 Group and H8/38024S Group are the H8/38024 and H8/38024S, with on-chip 32-kbyte ROM and 1-kbyte RAM, the H8/38022 and H8/38022S, with on-chip 24-kbyte ROM and 1-kbyte RAM, the H8/38021S, with 12-kbyte ROM and 512 byte RAM, and the H8/38020 and H8/38020S, with 8-kbyte ROM and 512 byte RAM.

The H8/38024 is also available in a ZTAT^{M^{*1}} version with on-chip PROM which can be programmed as required by the user. The H8/38024 is also available in F-ZTAT^{M^{*2}} versions with on-chip flash memory which can be reprogrammed on board.

Table 1.1 summarizes the features of the H8/38024 Group and H8/38024S Group.

Notes: *1 ZTAT (Zero Turn Around Time) is a trademark of Renesas Technology Corp. *2 F-ZTAT[™] is a trademark of Renesas Technology Corp.

Table 1.1 Features

Item	Specification							
CPU	High-speed H8/300L CPU							
	General-register architecture							
	General registers: Sixteen 8-bit registers (can be used as eight 16-bit registers)							
	Operating speed							
	 Max. operating speed: 8 MHz (5 MHz for HD64F38024 and H8/38024S Group) 							
	 — Add/subtract: 0.25 μs (operating at 8 MHz), 0.4 μs (operating at φ = 5 MHz) 							
	 Multiply/divide: 1.75 μs (operating at 8 MHz), 2.8 μs (operating at φ = 5 MHz) 							
	— Can run on 32.768 kHz or 38.4 kHz subclock							
	Instruction set compatible with H8/300 CPU							
	 Instruction length of 2 bytes or 4 bytes 							
	 Basic arithmetic operations between registers 							
	 MOV instruction for data transfer between memory and registers 							
	Typical instructions							
	— Multiply (8 bits \times 8 bits)							
	— Divide (16 bits ÷ 8 bits)							
	— Bit accumulator							
	 Register-indirect designation of bit position 							
Interrupts	22 interrupt sources							
	 13 external interrupt sources (IRQ₄, IRQ₃, IRQ₁, IRQ₀, WKP₇ to WKP₀, IRQAEC) 							
	9 internal interrupt sources							
Clock pulse	Two on-chip clock pulse generators							
generators	 System clock pulse generator: 1.0 to 16 MHz (1.0 to 10 MHz for HD64F38024, HD64F38024R, and H8/38024S Group) 							
	Subclock pulse generator: 32.768 kHz, 38.4 kHz							

Item	Specification					
Power-down	Seven power-down modes					
modes	Sleep (high-speed) mode					
	Sleep (medium-speed) mode					
	Standby mode					
	Watch mode					
	Subsleep mode					
	Subactive mode					
	Active (medium-speed) mode					
Memory	Large on-chip memory					
	 H8/38024 and H8/38024S: 32-kbyte ROM, 1-kbyte RAM 					
	 H8/38023 and H8/38023S: 24-kbyte ROM, 1-kbyte RAM 					
	 H8/38022 and H8/38022S: 16-kbyte ROM, 1-kbyte RAM 					
	 H8/38021 and H8/38021S: 12-kbyte ROM, 512 byte RAM 					
	 H8/38020 and H8/38020S: 8-kbyte ROM, 512 byte RAM 					
I/O ports	66 pins					
	• 51 I/O pins					
	9 input pins					
	6 output pins					

ltem	Specification						
Timers	Six on-chip timers						
	Timer A: 8-bit timer						
	Count-up timer with selection of eight internal clock signals divided from the system clock $(\phi)^*$ and four clock signals divided from the watch clock $(\phi_w)^*$						
	Asynchronous event counter: 16-bit timer						
	 Count-up timer able to count asynchronous external events independently of the MCU's internal clocks 						
	Asynchronous external events can be counted (both rising and falling edge detection possible)						
	Timer C: 8-bit timer						
	 Count-up/down timer with selection of seven internal clock signals or event input from external pin 						
	— Auto-reloading						
	Timer F: 16-bit timer						
	 Can be used as two independent 8-bit timers 						
	 Count-up timer with selection of four internal clock signals or event input from external pin 						
	 Provision for toggle output by means of compare-match function 						
	Timer G: 8-bit timer						
	 Count-up timer with selection of four internal clock signals 						
	 Incorporates input capture function (built-in noise canceler) 						
	Watchdog timer						
	 Reset signal generated by overflow of 8-bit counter 						
Serial communication	SCI3: 8-bit synchronous/asynchronous serial interface						
interface	Incorporates multiprocessor communication function						
10-bit PWM	Pulse-division PWM output for reduced ripple						
	• Can be used as a 10-bit D/A converter by connecting to an external low- pass filter.						
A/D converter	Successive approximations using a resistance ladder						
	8-channel analog input pins						
	• Conversion time: $31/\phi$ or $62/\phi$ per channel						
LCD controller/ driver	LCD controller/driver equipped with a maximum of 32 segment pins and four common pins						
	Choice of four duty cycles (static, 1/2, 1/3, or 1/4)						
	Segment pins can be switched to general-purpose port function in 4-bit units						

Specification

Product lir


Item

t lineup		Product Code	•	_		
	Mask ROM Version	ZTAT Version	F-ZTAT Version	Package	ROM/RAM Size (Byte)	
	HD64338024	HD64738024	HD64F38024R	FP-80A	32 k/1 k	
			HD64F38024	FP-80B		
				TFP-80C (HD64F38024R and HD64F38024 only)		
				TLP-85V (under development) (HD64F38024R only)		
				Die (mask ROM/F-ZTAT version only)		
	HD64338023	_	—	FP-80A	24 k/1 k	
				FP-80B		
				TFP-80C		
				Die		
	HD64338022	_	_	FP-80A	16 k/1 k	
				FP-80B		
				TFP-80C		
				Die		
	HD64338021	_	_	FP-80A	12 k/512	
				FP-80B		
				TFP-80C		
				Die		
	HD64338020	_	_	FP-80B	8 k/512	
				TFP-80C		
				Die		
	HD64338024S	_	_	FP-80A	32 k/1 K	
				TFP-80C		
				TLP-85V (under		
				development)		
				Die		
	HD64338023S	_	_	FP-80A	24 k/1 K	
				TFP-80C		
				TLP-85V (under		
				development)		
				Die		
	HD64338022S	_	_	FP-80A	16 k/1 K	
				TFP-80C		
				TLP-85V (under development)		
				Die		
	HD64338021S	_	_	FP-80A	12 k/512	
				TFP-80C	10012	
				TLP-85V (under		
				development)		
				Die	01/510	
	HD64338020S	—	_	FP-80A	8 k/512	
				TFP-80C		
				TLP-85V (under development)		
				Die		
	Refer to appendix					

Note: * See section 4, Clock Pulse Generators, for the definition of ϕ and ϕ_w

1.2 Internal Block Diagram

Figure 1.1 shows a block diagram of the H8/38024 Group and H8/38024S Group.





1.3 Pin Arrangement and Functions

1.3.1 Pin Arrangement

The H8/38024 Group and H8/38024S Group pin arrangements are shown in figures 1.2, 1.3, and 1.4. The bonding pad location diagram of the HCD64338024, HCD64338023, HCD64338022, HCD64338021 and HCD64338020 is shown in figure 1.5. The bonding pad coordinates of the HCD64338024, HCD64338023, HCD64338022, HCD64338021 and HCD64338020 are given in table 1.2. The bonding pad location diagram of the HCD64F38024, HCD64F38024R is shown in figure 1.6. The bonding pad coordinates of the HCD64F38024 are given in table 1.3. The bonding pad location diagram of the HCD64F38024 are given in table 1.3. The bonding pad location diagram of the HCD64F38024S, HCD64338022S, HCD64338022S, HCD64338022S, HCD64338021S, and HCD64338023S, HC




Figure 1.2 Pin Arrangement (FP-80A, TFP-80C: Top View)

Rev. 4.00, 05/03, page 7 of 562




Figure 1.3 Pin Arrangement (FP-80B: Top View)




Figure 1.4 Pin Arrangement (TLP-85V) [Under Development]




Figure 1.5 Bonding Pad Location Diagram of HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 (Top View)

		Coordinates				Coordinates	
Pad No.	Pad Name	X (μm)	Υ (μm)	Pad No.	Pad Name	X (μm)	Υ (μm)
1	AV _{CC}	-1870	1546	42	P84/SEG29	1870	-1571
2	P13/TMIG	-1870	1274	43	P85/SEG30	1870	-1395
3	P14/IRQ4/ADTRG	-1870	1058	44	P86/SEG31	1870	-1251
4	P16	-1870	909	45	P87/SEG32	1870	-1111
5	P17/IRQ3/TMIF	-1870	759	46	PA3/COM4	1870	-970
6	X1	-1870	608	47	PA2/COM3	1870	-831
7	X2	-1870	475	48	PA1/COM2	1870	-691
8	AV _{SS}	-1870	304	49	PA0/COM1	1870	-550
9	V _{SS}	-1870	173	50	V3	1870	-410
10	OSC2	-1870	-10	51	V2	1870	-270
11	OSC1	-1870	-150	52	V1	1870	-131
12	TEST	-1870	-290	53	V _{CC}	1870	10
13	RES	-1870	-425	54	V _{SS}	1870	150
14	P50/WKP0/SEG1	-1870	-560	55	P90/PWM1	1870	293
15	P51/WKP1/SEG2	-1870	-695	56	P91/PWM2	1870	489
16	P52/WKP2/SEG3	-1870	-831	57	P92	1870	685
17	P53/WKP3/SEG4	-1870	-966	58	P93	1870	880
18	P54/WKP4/SEG5	-1870	-1101	59	P94	1870	1076
19	P55/WKP5/SEG6	-1870	-1236	60	P95	1870	1274
20	P56/WKP6/SEG7	-1870	-1379	61	IRQAEC	1870	1546
21	P57/WKP7/SEG8	-1870	-1561	62	P30/UD	1782	1872
22	P60/SEG9	-1780	-1872	63	P31/TMOFL	1621	1872
23	P61/SEG10	-1621	-1872	64	P32/TMOFH	1084	1872
24	P62/SEG11	-1037	-1872	65	P33	948	1872
25	P63/SEG12	-896	-1872	66	P34	810	1872
26	P64/SEG13	-765	-1872	67	P35	673	1872
27	P65/SEG14	-635	-1872	68	P36/AEVH	536	1872
28	P66/SEG15	-502	-1872	69	P37/AEVL	311	1872
29	P67/SEG16	-371	-1872	70	P40/SCK32	176	1872
30	P70/SEG17	-239	-1872	71	P41/RXD32	38	1872
31	P71/SEG18	-108	-1872	72	P42/TXD32	-99	1872
32	P72/SEG19	23	-1872	73	P43/IRQ0	-234	1872
33	P73/SEG20	156	-1872	74	PB0/AN0	-482	1872
34	P74/SEG21	287	-1872	75	PB1/AN1	-614	1872
35	P75/SEG22	419	-1872	76	PB2/AN2	-745	1872
36	P76/SEG23	550	-1872	77	PB3/AN3/IRQ1/TMIC	-878	1872
37	P77/SEG24	682	-1872	78	PB4/AN4	-1008	1872
38	P80/SEG25	833	-1872	79	PB5/AN5	-1148	1872
39	P81/SEG26	1040	-1872	80	PB6/AN6	-1621	1872
40	P82/SEG27	1621	-1872	81	PB7/AN7	-1782	1872
41	P83/SEG28	1782	-1872	-			

Table 1.2Bonding Pad Coordinates of HCD64338024, HCD64338023, HCD64338022,
HCD64338021, and HCD64338020

Notes: V_{SS} Pads (No. 8 and 9) should be connected to power supply lines.

TEST Pad (No. 12) should be connected to V_{SS} .

If the pad of these aren't connected to the power supply line, the LSI will not operate correctly. These values show the coordinates of the centers of pads. The accuracy is $\pm 5 \,\mu$ m. The home-point position is the chip's center and the center is located at half the distance between the upper and lower pads and left and right pads.




Figure 1.6 Bonding Pad Location Diagram of HCD64F38024, HCD64F38024R (Top View)

		Coordinates				Coordinates	
Pad No.	Pad Name	X (μm)	Υ (μm)	Pad No.	Pad Name	X (μm)	Υ (μm)
1	PB7/AN7	-1802	1904	42	P83/SEG28	1802	-1898
2	AV _{CC}	-1802	1717	43	P84/SEG29	1802	-1750
3	P13/TMIG	-1802	1443	44	P85/SEG30	1802	-1594
4	P14/IRQ4/ADTRG	-1802	1292	45	P86/SEG31	1802	-1454
5	P16	-1802	1157	46	P87/SEG32	1802	-1296
6	P17/IRQ3/TMIF	-1802	1022	47	PA3/COM4	1802	-1182
7	X1	-1802	887	48	PA2/COM3	1802	-1068
8	X2	-1802	753	49	PA1/COM2	1802	-954
9	AV _{SS}	-1802	638	50	PA0/COM1	1802	-840
10	V _{SS}	-1802	473	51	V3	1802	-726
11	OSC2	-1802	318	52	V2	1802	-534
12	OSC1	-1802	202	53	V1	1802	-402
13	TEST	-1802	69	54	V _{CC}	1802	-267
14	RES	-1802	-63	55	V _{SS}	1802	-126
15	P50/WKP0/SEG1	-1802	-195	56	P90/PWM1	1802	206
16	P51/WKP1/SEG2	-1802	-355	57	P91/PWM2	1802	457
17	P52/WKP2/SEG3	-1802	-514	58	P92	1802	707
18	P53/WKP3/SEG4	-1802	-674	59	P93	1802	958
19	P54/WKP4/SEG5	-1802	-844	60	P94	1802	1209
20	P55/WKP5/SEG6	-1802	-1008	61	P95	1802	1460
21	P56/WKP6/SEG7	-1802	-1348	62	IRQAEC	1802	1710
22	P57/WKP7/SEG8	-1802	-1709	63	P30/UD	1802	1904
23	P60/SEG9	-1802	-1904	64	P31/TMOFL	1686	1999
24	P61/SEG10	-1686	-1999	65	P32/TMOFH	1222	1999
25	P62/SEG11	-1198	-1999	66	P33	1077	1999
26	P63/SEG12	-1057	-1999	67	P34	932	1999
27	P64/SEG13	-916	-1999	68	P35	788	1999
28	P65/SEG14	-755	-1999	69	P36/AEVH	643	1999
29	P66/SEG15	-625	-1999	70	P37/AEVL	498	1999
30	P67/SEG16	-493	-1999	71	P40/SCK32	353	1999
31	P70/SEG17	-352	-1999	72	P41/RXD32	226	1999
32	P71/SEG18	-202	-1999	73	P42/TXD32	63	1999
33	P72/SEG19	-69	-1999	74	P43/IRQ0	-82	1999
34	P73/SEG20	72	-1999	75	PB0/AN0	-229	1999
35	P74/SEG21	213	-1999	76	PB1/AN1	-404	1999
36	P75/SEG22	330	-1999	77	PB2/AN2	-577	1999
37	P76/SEG23	459	-1999	78	PB3/AN3/IRQ1/TMIC	-751	1999
38	P77/SEG24	583	-1999	79	PB4/AN4	-925	1999
39	P80/SEG25	730	-1999	80	PB5/AN5	-1099	1999
40	P81/SEG26	937	-1999	81	PB6/AN6	-1686	1999
41	P82/SEG27	1686	-1999				

Table 1.3 Bonding Pad Coordinates of HCD64F38024, HCD64F38024R

Notes: V_{SS} Pads (No. 9 and 10) should be connected to power supply lines.

TEST Pad (No. 13) should be connected to V_{SS}.

If the pad of these aren't connected to the power supply line, the LSI will not operate correctly. These values show the coordinates of the centers of pads. The accuracy is ±5 µm. The home-point position is the chip's center and the center is located at half the distance between the upper and lower pads and left and right pads.

RENESAS




Figure 1.7 Bonding Pad Location Diagram of HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S (Top View)

		Coordinates				Coordinates		
Pad No.	Pad Name	Х (µm) Ү (µm)		Pad No.	Pad Name	X (μm)	Υ (μm)	
1	AV _{CC}	-1338	1053	41	P84/SEG29	1338	-1121	
2	P13/TMIG	-1338	823	42	P85/SEG30	1338	-929	
3	P14/IRQ4/ADTRG	-1338	737	43	P86/SEG31	1338	-820	
4	P16	-1338	649	44	P87/SEG32	1338	-721	
5	P17/IRQ3/TMIF	-1338	556	45	PA3/COM4	1338	-610	
6	X1	-1338	460	46	PA2/COM3	1338	-499	
7	X2	-1338	363	47	PA1/COM2	1338	-388	
8	$V_{SS} = AV_{SS}$	-1338	229	48	PA0/COM1	1338	-277	
9	OSC2	-1338	100	49	V3	1338	-189	
10	OSC1	-1338	13	50	V2	1338	-91	
11	TEST	-1338	-74	51	V1	1338	6	
12	RES	-1338	-168	52	V _{CC}	1338	156	
13	P50/WKP0/SEG1	-1338	-265	53	V _{SS}	1338	362	
14	P51/WKP1/SEG2	-1338	-373	54	P90/PWM1	1338	528	
15	P52/WKP2/SEG3	-1338	-481	55	P91/PWM2	1338	614	
16	P53/WKP3/SEG4	-1338	-590	56	P92	1338	699	
17	P54/WKP4/SEG5	-1338	-698	57	P93	1338	785	
18	P55/WKP5/SEG6	-1338	-806	58	P94	1338	871	
19	P56/WKP6/SEG7	-1338	-892	59	P95	1338	957	
20	P57/WKP7/SEG8	-1338	-1091	60	IRQAEC	1338	1147	
21	P60/SEG9	-1121	-1338	61	P30/UD	1131	1338	
22	P61/SEG10	-927	-1338	62	P31/TMOFL	936	1338	
23	P62/SEG11	-805	-1338	63	P32/TMOFH	831	1338	
24	P63/SEG12	-703	-1338	64	P33	735	1338	
25	P64/SEG13	-593	-1338	65	P34	631	1338	
26	P65/SEG14	-483	-1338	66	P35	526	1338	
27	P66/SEG15	-372	-1338	67	P36/AEVH	421	1338	
28	P67/SEG16	-263	-1338	68	P37/AEVL	317	1338	
29	P70/SEG17	-166	-1338	69	P40/SCK32	212	1338	
30	P71/SEG18	-47	-1338	70	P41/RXD32	108	1338	
31	P72/SEG19	55	-1338	71	P42/TXD32	3	1338	
32	P73/SEG20	166	-1338	72	P43/IRQ0	-101	1338	
33	P74/SEG21	277	-1338	73	PB0/AN0	-249	1338	
34	P75/SEG22	388	-1338	74	PB1/AN1	-362	1338	
35	P76/SEG23	499	-1338	75	PB2/AN2	-476	1338	
36	P77/SEG24	610	-1338	76	PB3/AN3/IRQ1/TMIC	-589	1338	
37	P80/SEG25	701	-1338	77	PB4/AN4	-702	1338	
38	P81/SEG26	790	-1338	78	PB5/AN5	-791	1338	
39	P82/SEG27	885	-1338	79	PB6/AN6	-880	1338	
40	P83/SEG28	1076	-1338	80	PB7/AN7	-1081	1338	

Table 1.4Bonding Pad Coordinates of HCD64338024S, HCD64338023S, HCD64338022S,
HCD64338021S, and HCD64338020S

Note: Pad No. 11 (TEST) should be connected to V_{SS}.

If it is not connected, the LSI will not operate correctly.

These values show the coordinates of the centers of pads. The accuracy is $\pm 5\ \mu\text{m}.$

The home-point position is the chip's center and the center is located at halfway between the upper and lower pads and the left and right pads.

1.3.2 Pin Functions

Table 1.5 outlines the pin functions of the H8/38024 Group.

Table 1.5 Pin Functions

		Pin No.								
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V ^{*4}	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions	
Power source pins	V _{cc}	52	54	E8	53	54	52	Input	Power supply: All V_{CC} pins should be connected to the system power supply.	
	V _{SS}	8 (= AV _{SS}) 53	10 (= AV _{SS}) 55	D8 E1 (= AV _{SS})	9 54	10 55	8 53	Input	Ground: All V _{SS} pins should be connected to the system power supply (0 V).	
	AV _{cc}	1	3	B1	1	2	1	Input	Analog power supply: This is the power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply.	
	AV _{SS}	8 (= V _{SS})	10 (= V _{SS})	E1 (= V _{SS})	8	9	8	Input	Analog ground: This is the A/D converter ground pin. It should be connected to the system power supply (0V).	
	V ₁	51	53	F9	52	53	51	Input	LCD power supply:	
	V ₂	50 40	52	E9	51	52	50		These are the power	
_	V ₃	49	51	F8	50	51	49		supply pins for the LCD controller/driver.	
Clock	OSC ₁	10	12	F2	11	12	10	Input	These pins connect to a	
pins	OSC ₂	9	11	E3	10	11	9	Output	crystal or ceramic oscillator, or can be used to input an external clock. See section 4, Clock Pulse Generators, for a typical connection diagram.	
	X ₁	6	8	D3	6	7	6	Input	These pins connect to a	
	X ₂	7	9	D2	7	8	7	Output	32.768-kHz or 38.4-kHz crystal oscillator. See section 4, Clock Pulse Generators, for a typical connection diagram.	

			Pin No.						
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V ^{*4}	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
System control	RES	12	14	F3	13	14	12	Input	Reset: When this pin is driven low, the chip is reset
	TEST	11	13	E2	12	13	11	Input	Test pin: This pin is reserved and cannot be used. It should be connected to V _{SS} .
Interrupt pins	IRQ₀ IRQ₁ IRQ₃ IRQ₄	72 76 5 3	74 78 7 5	C5 B3 D1 B2	73 77 5 3	74 78 6 4	72 76 5 3	Input	IRQ interrupt request 0, 1, 3, and 4: These are input pins for edge- sensitive external interrupts, with a selection of rising or falling edge
	IRQAEC	60	62	C10	61	62	60	Input	Asynchronous event counter event signal: This is an interrupt input pin for enabling asynchronous event input.
	\overline{WKP}_7 to \overline{WKP}_0	20 to 13	22 to 15	H1, J1, H3, G1, H2, G2, F2, G3	21 to 14	22 to 15	20 to 13	Input	Wakeup interrupt request 7 to 0: These are input pins for rising or falling-edge-sensitive external interrupts.
Timer pins	AEVL AEVH	68 67	70 69	A6 B7	69 68	70 69	68 67	Input	Asynchronous event counter event input: This is an event input pin for input to the asynchronous event counter.
	TMIC	76	78	В3	77	78	76	Input	Timer C event input: This is an event input pin for input to the timer C counter.
	UD	61	63	A9	62	63	61	Input	Timer C up/down select: This pin selects up- or down-counting for the timer C counter. The counter operates as a down-counter when this pin is high, and as an up- counter when low.
	TMIF	5	7	D1	5	6	5	Input	Timer F event input: This is an event input pin for input to the timer F counter.

			Pin No.						
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V*4	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
Timer pins	TMOFL	62	64	A8			62	Output	Timer FL output: This is an output pin for waveforms generated by the timer FL output compare function.
	TMOFH	63	65	B9	64	65	63	Timer FH output: This is an output pin for waveforms generated by the timer FH output compare function.	
	TMIG	2	4	C1	2	3	2	Input	Timer G capture input: This is an input pin for timer G input capture.
10-bit PWM pin	PWM1 PWM2	54 55	56 57	E10 D9	55 56	56 57	54 55	Output	10-bit PWM output: These are output pins for waveforms generated by the channel 1 and 2 10-bit PWMs.
I/O ports	P1 ₇ P1 ₆ P1 ₄ P1 ₃	5 4 3 2	7 6 5 4	D1 C2 B2 C1	5 4 3 2	6 5 4 3	5 4 3 2	I/O	Port 1: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register 1 (PCR1).
	P37 to P30	68 to 61	70 to 63	A6, B7 C7, A7 B8, B9 A8, A9	69 to 62	70 to 63	68 to 61	I/O	Port 3: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 3 (PCR3).
									If the on-chip emulator is used, pins 33, 34, and 35 are reserved for the emulator and not available to the user.
	P4 ₃	72	74	C5	73	74	72	Input	Port 4 (bit 3): This is a 1-bit input port.
	P4 ₂ to P4 ₀	71 to 69	73 to 71	B6 B5 C6	72 to 70	73 to 71	71 to 69	I/O	Port 4 (bits 2 to 0): This is a 3-bit I/O port. Input or output can be designated for each bit by means of port control register 4 (PCR4).
	P5 ₇ to P5 ₀	20 to 13	22 to 15	H1, J1 H3, G1 H2, G2 F1, G3	21 to 14	22 to 15	20 to 13	I/O	Port 5: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 5 (PCR5).

			Pin No.						
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V ^{*4}	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
I/O ports	orts P6 ₇ to 28 to 21 30 to 23 K5, J4 P6 ₀ H4, K4 J3, J2 K3, K2		29 to 22	30 to 23	28 to 21	I/O	Port 6: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 6 (PCR6).		
	P7 ₇ to P7 ₀	36 to 29	38 to 41	J8, J7 K6, H7 H6, J7 H6, J5 J6, H5	37 to 30	38 to 31	36 to 29	I/O	Port 7: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 7 (PCR7).
	P87 to P80	44 to 37	46 to 39	H9, J9 H10, J10 K8, K9 H8, K7	45 to 38	46 to 39	44 to 37	I/O	Port 8: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 8 (PCR8).
	P9 ₅ to P9 ₀	59 to 54	61 to 56	B10, C8 D10, C9 D9, E10	60 to 55	61 to 56	59 to 54	Output	Port 9: This is a 6-bit output port. If the on-chip emulator is used, pin 95 is reserved for the emulator and not available to the user. In the case of the F-ZTAT version, pin 95 should not be left open in the user mode, and should instead be pulled up to high level.
	PA_3 to PA_0	45 to 48	47 to 50	G10 G8 G9 F10	46 to 49	47 to 50	45 to 48	I/O	Port A: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register A (PCRA).
	PB ₇ to PB ₀	80 to 73	2, 1, 80 to 75	A3, A2 C3, A4 B3, B4 A5, C4	81 to 74	1, 81 to 75	80 to 73	Input	Port B: This is an 8-bit input port.
Serial communi- cation	RXD ₃₂	70	72	B5	71	72	70	Input	SCI3 receive data input: This is the SCI3 data input pin.
(SCI)	TXD ₃₂	71	73	B6	72	73	71	Output	SCI3 transmit data output: This is the SCI3 data output pin.
	SCK ₃₂	69	71	C6	70	71	69	I/O	SCI3 clock I/O: This is the SCI3 clock I/O pin.

			Pin No.						
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V ^{*4}	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
A/D converter	AN ₇ to AN ₀	80 to 73	2, 1, 80 to 75	A3, A2 C3, A4 B3, B4 A5, C4	81 to 74	1, 81 to 75	80 to 73	Input	Analog input channels 7 to 0: These are analog data input channels to the A/D converte.
	ADTRG	3	5	B2	3	4	3	Input	A/D converter trigger input: This is the external trigger input pin to the A/E converter.
LCD controller/ driver	COM ₄ to COM ₁	45 to 48	47 to 50	G10, G8 G9, F10	46 to 49	47 to 50	45 to 48	Output	LCD common output: These are the LCD common output pins.
	SEG ₃₂ to SEG ₁	44 to 13	46 to 15	H9, J9, H10, J10, K8, K9, H8, K7, J8, J7, K6, H7, H6, J5, J6, H5, K5, J4, H4, K4, J3, J2, K3, K2, H1, J1, H3, G1, H2, G2, F1, G3	45 to 14	46 to 15	44 to 13	Output	LCD segment output: These are the LCD segment output pins.
NC	NC	_		A1, A10, D4, K2, K10	_	_	_	_	NC pin

HCD64338020.

*2 Pad number for HCD64F38024 and HCD64F38024R.

*3 Pad number for HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S.

*4 The TLP-85V is under development.

Section 2 CPU

2.1 Overview

The H8/300L CPU has sixteen 8-bit general registers, which can also be paired as eight 16-bit registers. Its concise instruction set is designed for high-speed operation.

2.1.1 Features

Features of the H8/300L CPU are listed below.

- General-register architecture Sixteen 8-bit general registers, also usable as eight 16-bit general registers
- Instruction set with 55 basic instructions, including:
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct
 - Register indirect
 - Register indirect with displacement
 - Register indirect with post-increment or pre-decrement
 - Absolute address
 - Immediate
 - Program-counter relative
 - Memory indirect
- 64-kbyte address space
- High-speed operation
 - All frequently used instructions are executed in two to four states
 - High-speed arithmetic and logic operations
 - 8- or 16-bit register-register add or subtract: $0.25 \,\mu s^*$
 - 8×8 -bit multiply: 1.75 μs^*
 - $16 \div 8\text{-bit divide:} 1.75 \,\mu\text{s}^*$

Note: * These values are at $\phi = 8$ MHz.

• Low-power operation modes SLEEP instruction for transfer to low-power operation

2.1.2 Address Space

The H8/300L CPU supports an address space of up to 64 kbytes for storing program code and data.

See section 2.8, Memory Map, for details of the memory map.

2.1.3 Register Configuration

Figure 2.1 shows the register structure of the H8/300L CPU. There are two groups of registers: the general registers and control registers.




Figure 2.1 CPU Registers

2.2 Register Descriptions

2.2.1 General Registers

All the general registers can be used as both data registers and address registers.

When used as data registers, they can be accessed as 16-bit registers (R0 to R7), or the high bytes (R0H to R7H) and low bytes (R0L to R7L) can be accessed separately as 8-bit registers.

When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7).

R7 also functions as the stack pointer (SP), used implicitly by hardware in exception processing and subroutine calls. When it functions as the stack pointer, as indicated in figure 2.2, SP (R7) points to the top of the stack.




Figure 2.2 Stack Pointer

2.2.2 Control Registers

The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition code register (CCR).

Program Counter (PC)

This 16-bit register indicates the address of the next instruction the CPU will execute. All instructions are fetched 16 bits (1 word) at a time, so the least significant bit of the PC is ignored (always regarded as 0).

Rev. 4.00, 05/03, page 23 of 562

Condition Code Register (CCR)

This 8-bit register contains internal status information, including the interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. These bits can be read and written by software (using the LDC, STC, ANDC, ORC, and XORC instructions). The N, Z, V, and C flags are used as branching conditions for conditional branching (Bcc) instructions.

Bit 7—Interrupt Mask Bit (I): When this bit is set to 1, interrupts are masked. This bit is set to 1 automatically at the start of exception handling. The interrupt mask bit may be read and written by software. For further details, see section 3.3, Interrupts.

Bit 6—User Bit (U): Can be used freely by the user.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and is cleared to 0 otherwise.

The H flag is used implicitly by the DAA and DAS instructions.

When the ADD.W, SUB.W, or CMP.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and is cleared to 0 otherwise.

Bit 4—User Bit (U): Can be used freely by the user.

Bit 3—Negative Flag (N): Indicates the most significant bit (sign bit) of the result of an instruction.

Bit 2—Zero Flag (Z): Set to 1 to indicate a zero result, and cleared to 0 to indicate a non-zero result.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged.

Refer to the H8/300L Series Programming Manual for the action of each instruction on the flag bits.

Rev. 4.00, 05/03, page 24 of 562

2.2.3 Initial Register Values

When the CPU is reset, the program counter (PC) is initialized to the value stored at address H'0000 in the vector table, and the I bit in the CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (R7) is not initialized. The stack pointer should be initialized by software, by the first instruction executed after a reset.

2.3 Data Formats

The H8/300L CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word) data.

- Bit manipulation instructions operate on 1-bit data specified as bit n in a byte operand (n = 0, 1, 2, ..., 7).
- All arithmetic and logic instructions except ADDS and SUBS can operate on byte data.
- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and DIVXU (16 bits ÷ 8 bits) instructions operate on word data.
- The DAA and DAS instructions perform decimal arithmetic adjustments on byte data in packed BCD form. Each nibble of the byte is treated as a decimal digit.



2.3.1 Data Formats in General Registers

Data of all the sizes above can be stored in general registers as shown in figure 2.3.

Data Type	Register	No.	Data Format														
		7							0								
1-bit data	RnH	7	6	5	4	3	2	1	0	[Don't	care	· · · · · · · · · · · ·		
	. .									7		_		•	-		0
1-bit data	RnL				Don'	t care	•			7	6	5	4	3	2	1	0
		7							0								
Byte data	RnH	MSB							LSB				Don't	care	· · · · · · · · ·		
-				1		1											
										7							0
Byte data	RnL				Don'	t care)			MSB	1	1			L	1	LSB
Word data	Rn	15		1	1	1	1	1	1	1	1	1	1			I	0
WOI'U Uala		MSB		1		1			1	I	1	1	1				LSB
		7			4	3			0								
4-bit BCD data	RnH		Uppe	r digit			Lowe	r digit		[Don't	care	• • • • • • • •		
										7			4	3			0
4-bit BCD data	RnL				Don'	t care) 				Uppe	er digit	ı		Lowe	r digit	
Notation: RnH: Upper byte of general register RnL: Lower byte of general register MSB: Most significant bit LSB: Least significant bit																	

Figure 2.3 Register Data Formats

2.3.2 Memory Data Formats

Figure 2.4 indicates the data formats in memory. The H8/300L CPU can access word data stored in memory (MOV.W instruction), but the word data must always begin at an even address. If word data starting at an odd address is accessed, the least significant bit of the address is regarded as 0, and the word data starting at the preceding address is accessed. The same applies to instruction codes.

Data Type	Address	Data Format							
		7							0
1-bit data	Address n	7	6	5	4	3	2	1	0
Byte data	Address n	MSB		I	1			I	LSB
Word data	Even address	MSB			Upper	8 bits	5		,
word data	Odd address			1	Lower	8 bits	3	1	LSB
Byte data (CCR) on stack	Even address	MSB		ı	С			ı ı	LSB
	Odd address	MSB		1	СС	R		ı I	LSB
Word data on stack	Even address	MSB		1		, , , , , , , , , , , , , , , , , , ,		ı	· · · · · ·
Word data on stack	Odd address			1				I	LSB
CCR: Condition code regis	ster								
Note: * Ignored on return									

Figure 2.4 Memory Data Formats

When the stack is accessed using R7 as an address register, word access should always be performed. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are restored, the lower byte is ignored.

2.4 Addressing Modes

2.4.1 Addressing Modes

The H8/300L CPU supports the eight addressing modes listed in table 2.1. Each instruction uses a subset of these addressing modes.

No.	Address Modes	Symbol
1	Register direct	Rn
2	Register indirect	@Rn
3	Register indirect with displacement	@(d:16, Rn)
4	Register indirect with post-increment Register indirect with pre-decrement	@Rn+ @–Rn
5	Absolute address	@aa:8 or @aa:16
6	Immediate	#xx:8 or #xx:16
7	Program-counter relative	@(d:8, PC)
8	Memory indirect	@@aa:8

Table 2.1Addressing Modes

1. **Register Direct—Rn:** The register field of the instruction specifies an 8- or 16-bit general register containing the operand.

Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits \times 8 bits), and DIVXU (16 bits \div 8 bits) instructions have 16-bit operands.

- 2. Register Indirect—@Rn: The register field of the instruction specifies a 16-bit general register containing the address of the operand in memory.
- 3. Register Indirect with Displacement—@(d:16, Rn): The instruction has a second word (bytes 3 and 4) containing a displacement which is added to the contents of the specified general register to obtain the operand address in memory.

This mode is used only in MOV instructions. For the MOV.W instruction, the resulting address must be even.

4. Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @-Rn:

- Register indirect with post-increment-@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory.

The register field of the instruction specifies a 16-bit general register containing the address of the operand. After the operand is accessed, the register is incremented by 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

- Register indirect with pre-decrement-@-Rn

The @–Rn mode is used with MOV instructions that store register contents to memory. The register field of the instruction specifies a 16-bit general register which is decremented by 1 or 2 to obtain the address of the operand in memory. The register retains the decremented value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the register must be even.

5. Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory.

The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MOV.B and bit manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The address range is H'FF00 to H'FFFF (65280 to 65535).

6. Immediate #xx:8 or #xx:16: The instruction contains an 8-bit operand (#xx:8) in its second byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data in the second or fourth byte of the instruction, specifying a bit number.

- 7. Program-Counter Relative—@(d:8, PC): This mode is used in the Bcc and BSR instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extended to 16 bits and added to the program counter contents to generate a branch destination address. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current address. The displacement should be an even number.
- 8. Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address. The word located at this address contains the branch destination address.

The upper 8 bits of the absolute address are assumed to be 0 (H'00), so the address range is from H'0000 to H'00FF (0 to 255). Note that with the H8/300L Series, the lower end of the address area is also used as a vector area. See section 3.3, Interrupts, for details on the vector area.

If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as 0, causing word access to be performed at the

Rev. 4.00, 05/03, page 29 of 562

address preceding the specified address. See section 2.3.2, Memory Data Formats, for further information.

2.4.2 Effective Address Calculation

Table 2.2 shows how effective addresses are calculated in each of the addressing modes.

Arithmetic and logic instructions use register direct addressing (1). The ADD.B, ADDX, SUBX, CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6).

Data transfer instructions can use all addressing modes except program-counter relative (7) and memory indirect (8).

Bit manipulation instructions can use register direct (1), register indirect (2), or 8-bit absolute addressing (5) to specify the operand. Register indirect (1) (BSET, BCLR, BNOT, and BTST instructions) or 3-bit immediate addressing (6) can be used independently to specify a bit position in the operand.





Table 2.2 Effective Address Calculation

RENESAS


Rev. 4.00, 05/03, page 31 of 562



Rev. 4.00, 05/03, page 32 of 562



Memory indirect, @@aa:8 ω



Notation:

Operation field rm, rn: Register field :do

- Displacement
- Absolute address Immediate data disp: IMM: abs:

2.5 Instruction Set

The H8/300L Series can use a total of 55 instructions, which are grouped by function in table 2.3.

Function	Instructions	Number
Data transfer	MOV, PUSH ^{*1} , POP ^{*1}	1
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG	14
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc ^{*2} , JMP, BSR, JSR, RTS	5
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	8
Block data transfer	EEPMOV	1
		Tatal EF

Table 2.3Instruction Set

Total: 55

Notes: *1 PUSH Rn is equivalent to MOV.W Rn, @-SP.

POP Rn is equivalent to MOV.W @SP+, Rn. The same applies to the machine language.

*2 Bcc is a conditional branch instruction in which cc represents a condition code.

The following sections give a concise summary of the instructions in each category, and indicate the bit patterns of their object code. The notation used is defined next.

Notation

rotution	
Rd	General register (destination)
Rs	General register (source)
Rn	General register
(EAd), <ead></ead>	Destination operand
(EAs), <eas></eas>	Source operand
CCR	Condition code register
Ν	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
С	C (carry) flag of CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	AND logical
V	OR logical
\oplus	Exclusive OR logical
\rightarrow	Move
~	Logical negation (logical complement)
:3	3-bit length
:8	8-bit length
:16	16-bit length
(), < >	Contents of operand indicated by effective address

2.5.1 Data Transfer Instructions

Table 2.4 describes the data transfer instructions. Figure 2.5 shows their object code formats.

Instructio	n	Size*	Function						
MOV		B/W	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$						
			Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.						
			The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:16, @-Rn, and @Rn+ addressing modes are available for word data. The @aa:8 addressing mode is available for byte data only.						
			The @–R7 and @R7+ modes require word operands. Do not specify byte size for these two modes.						
POP		W	$\textcircled{O}{OSP+} \rightarrow Rn$						
			Pops a 16-bit general register from the stack. Equivalent to MOV.W @SP+, Rn.						
PUSH		W	$Rn \rightarrow @-SP$						
			Pushes a 16-bit general register onto the stack. Equivalent to MOV.W Rn, @–SP.						
Notes: *	Size:	Operand size							
	B:	Byte							
	W:	Word							

Table 2.4 Data Transfer Instructions

Certain precautions are required in data access. See section 2.9.1, Notes on Data Access, for details.




Figure 2.5 Data Transfer Instruction Codes

2.5.2 Arithmetic Operations

Table 2.5 describes the arithmetic instructions.

Table 2.5 Arithmetic Instructions

Instructio	n	Size*	Function					
ADD SUB		B/W	$Rd \pm Rs \to Rd, Rd + \#IMM \to Rd$					
			Performs addition or subtraction on data in two general registers, or addition on immediate data and data in a general register. Immediate data cannot be subtracted from data in a general register. Word data can be added or subtracted only when both words are in general registers.					
ADDX SU	BX	В	$Rd \pm Rs \pm C \to Rd, Rd \pm \#IMM \pm C \to Rd$					
			Performs addition or subtraction with carry or borrow on byte data in two general registers, or addition or subtraction on immediate data and data in a general register.					
INC DEC		В	$Rd \pm 1 \rightarrow Rd$					
			Increments or decrements a general register by 1.					
ADDS SU	BS	W	$Rd \pm 1 \to Rd, Rd \pm 2 \to Rd$					
			Adds or subtracts 1 or 2 to or from a general register					
DAA DAS		В	Rd decimal adjust \rightarrow Rd					
			Decimal-adjusts (adjusts to 4-bit BCD) an addition or subtraction result in a general register by referring to the CCR					
MULXU B		В	$Rd \times Rs \to Rd$					
			Performs 8-bit \times 8-bit unsigned multiplication on data in two general registers, providing a 16-bit result					
DIVXU		В	$Rd \div Rs \to Rd$					
			Performs 16-bit ÷ 8-bit unsigned division on data in two general registers, providing an 8-bit quotient and 8-bit remainder					
CMP		B/W	Rd – Rs, Rd – #IMM					
			Compares data in a general register with data in another general register or with immediate data, and indicates the result in the CCR. Word data can be compared only between two general registers.					
NEG		В	$0 - Rd \rightarrow Rd$					
			Obtains the two's complement (arithmetic complement) of data in a general register					
Notes: *	Size:	Operand size	;					
	B:	Byte						
	W:	Word						

2.5.3 Logic Operations

Table 2.6 describes the four instructions that perform logic operations.

Instructio	n	Size*	Function
AND		В	$Rd \land Rs \to Rd, Rd \land \#IMM \to Rd$
			Performs a logical AND operation on a general register and another general register or immediate data
OR		В	$Rd \lor Rs \to Rd, Rd \lor \#IMM \to Rd$
			Performs a logical OR operation on a general register and another general register or immediate data
XOR		В	$Rd \oplus Rs \to Rd, \ Rd \oplus \#IMM \to Rd$
			Performs a logical exclusive OR operation on a general register and another general register or immediate data
NOT		В	$\sim \text{Rd} \rightarrow \text{Rd}$
			Obtains the one's complement (logical complement) of general register contents
Notes: *	Size: B:	Operand size Byte	

Table 2.6 Logic Operation Instructions

2.5.4 Shift Operations

Table 2.7 describes the eight shift instructions.

Table 2.7Shift Instructions

Instruction	n	Size*	Function						
SHAL		В	$Rd shift \to Rd$						
SHAR			Performs an arithmetic shift operation on general register contents						
SHLL		В	$Rd shift \to Rd$						
SHLR			Performs a logical shift operation on general register contents						
ROTL		В	$Rd \text{ rotate} \to Rd$						
ROTR			Rotates general register contents						
ROTXL		В	Rd rotate through carry \rightarrow Rd						
ROTXR			Rotates general register contents through the C (carry) bit						
Notes: *	Size:	Operand size	9						

B: Byte

Renesas




Figure 2.6 shows the instruction code format of arithmetic, logic, and shift instructions.

Figure 2.6 Arithmetic, Logic, and Shift Instruction Codes

2.5.5 Bit Manipulations

Table 2.8 describes the bit-manipulation instructions. Figure 2.7 shows their object code formats.

Instruction		Size*	Function
BSET		В	$1 \rightarrow (\text{sbit-No.} \text{ of } \text{})$
			Sets a specified bit in a general register or memory to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BCLR		В	$0 \rightarrow (\text{sbit-No.} \text{ of } \text{})$
			Clears a specified bit in a general register or memory to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BNOT		В	~ (<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
			Inverts a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BTST		В	~ (<bit-no.> of <ead>) \rightarrow Z</ead></bit-no.>
			Tests a specified bit in a general register or memory and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND		В	$C \land (\text{sbit-No.} \circ \text{of } \text{EAd}) \rightarrow C$
			ANDs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIAND		В	$C \land [\text{~(of)}] \to C$
			ANDs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag.
			The bit number is specified by 3-bit immediate data.
BOR		В	$C \lor (\text{sbit-No.} \circ \text{of } \text{$
			ORs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIOR		В	$C \lor [\textbf{~(of)}] \to C$
			ORs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag.
			The bit number is specified by 3-bit immediate data.
	Size: 3:	Operand size Byte	

RENESAS

 Table 2.8
 Bit-Manipulation Instructions

y - -

Instructio	n	Size*	Function
BXOR		В	$C \oplus (of) \to C$
			XORs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIXOR		В	$C \oplus \ [\text{-(of)}] \rightarrow C$
			XORs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag.
			The bit number is specified by 3-bit immediate data.
BLD		В	$(\text{sbit-No.> of }) \rightarrow C$
			Copies a specified bit in a general register or memory to the C flag.
BILD		В	~ (<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>
			Copies the inverse of a specified bit in a general register or memory to the C flag.
			The bit number is specified by 3-bit immediate data.
BST		В	$C \rightarrow (\text{ of })$
			Copies the C flag to a specified bit in a general register or memory.
BIST		В	~ C \rightarrow (<bit-no.> of <ead>)</ead></bit-no.>
			Copies the inverse of the C flag to a specified bit in a general register or memory.
			The bit number is specified by 3-bit immediate data.
Notes: *	Size: B:	Operand size Byte	

Certain precautions are required in bit manipulation. See section 2.9.2, Notes on Bit Manipulation, for details.

15		8	7					0	BSET, BCLR, BNOT, BTST
	ор	0	'	IMM		rr	ייי	0	Operand: register direct (Rn) Bit No.: immediate (#xx:3)
									Bit No.: immediate (#xx:3)
15	ор	8	7	rm	1	rr		0	Operand: register direct (Rn)
	θþ						1		Bit No.: register direct (Rm)
15		8	7	1 1				0	1
	ор			rn	0	0	0	0	Operand: register indirect (@Rn)
	ор			IMM	0	0	0	0	Bit No.: immediate (#xx:3)
15		8	7					0	
	op	T		'n	0	0	0	0	Operand: register indirect (@Rn)
	ор			rm	0	0	0	0	Bit No.: register direct (Rm)
15		8	7					0	
	ор		Ľ,	a	bs			0	Operand: absolute (@aa:8)
	ор		-	IMM	0	0	0	0	Bit No.: immediate (#xx:3)
L									
15		8	7		bs			0	Operand: absolute (@aa:8)
	ор			rm	0	0	0	0	
	θþ			1111	U	0	0	0	Bit No.: register direct (Rm)
45			_						BAND, BOR, BXOR, BLD, BST
15	ор	8	7	IMM		rr	 ו	0	Operand: register direct (Rn)
									Bit No.: immediate (#xx:3)
15		8	7	1 1				0	1
	ор			rn	0	0	0	0	Operand: register indirect (@Rn)
	ор			IMM	0	0	0	0	Bit No.: immediate (#xx:3)
15		8	7					0	
	ор	1		a	bs				Operand: absolute (@aa:8)
	ор			IMM	0	0	0	0	Bit No.: immediate (#xx:3)
Notation Not	on: Operation field								
	Register field Absolute address								
IMM:	Immediate data								

Figure 2.7 Bit Manipulation Instruction Codes

	_						BIAND, BIOR, BIXOR, BILD, BIST
15 8 op	7	IMM		rr	า	0	Operand: register direct (Rn) Bit No.: immediate (#xx:3)
15 8	7					0	
op		rn	0	0	0	0	Operand: register indirect (@Rn)
ор		IMM	0	0	0	0	Bit No.: immediate (#xx:3)
15 8 op	7	a	bs			0	Operand: absolute (@aa:8)
ор		IMM	0	0	0	0	Bit No.: immediate (#xx:3)
Notation: op: Operation field rm, rn: Register field abs: Absolute address IMM: Immediate data	1		I				, · · ·

Figure 2.7 Bit Manipulation Instruction Codes (cont)

2.5.6 Branching Instructions

Table 2.9 describes the branching instructions. Figure 2.8 shows their object code formats.

Instruction	Size	Function								
Bcc	_	Branches to the designated address if condition cc is true. The branching conditions are given below.								
		Mnemonic	Description	Condition						
		BRA (BT)	Always (true)	Always						
		BRN (BF)	Never (false)	Never						
		BHI	High	C ∨ Z = 0						
		BLS	Low or same	C ∨ Z = 1						
		BCC (BHS)	Carry clear (high or same)	C = 0						
		BCS (BLO)	Carry set (low)	C = 1						
		BNE	Not equal	Z = 0						
		BEQ	Equal	Z = 1						
		BVC	Overflow clear	V = 0						
		BVS	Overflow set	V = 1						
		BPL	Plus	N = 0						
		BMI	Minus	N = 1						
		BGE	Greater or equal	N ⊕ V = 0						
		BLT	Less than	N ⊕ V = 1						
		BGT	Greater than	$Z \lor (N \oplus V) = 0$						
		BLE	BLE Less or equal							
JMP		Branches unco	onditionally to a specified addres	s						
BSR	_	Branches to a	subroutine at a specified addres	s						
JSR	_	Branches to a	subroutine at a specified addres	s						
RTS	_	Returns from a subroutine								

Table 2.9Branching Instructions






Figure 2.8 Branching Instruction Codes


2.5.7 System Control Instructions

Table 2.10 describes the system control instructions. Figure 2.9 shows their object code formats.

Instruction	Size*	Function
RTE	_	Returns from an exception-handling routine
SLEEP	_	Causes a transition from active mode to a power-down mode. See section 5, Power-Down Modes, for details.
LDC	В	$Rs \to CCR, \ \ \texttt{\#IMM} \to CCR$
		Moves immediate data or general register contents to the condition code register
STC	В	$CCR \rightarrow Rd$
		Copies the condition code register to a specified general register
ANDC	В	$CCR \land \#IMM \rightarrow CCR$
		Logically ANDs the condition code register with immediate data
ORC	В	$CCR \lor \#IMM \rightarrow CCR$
		Logically ORs the condition code register with immediate data
XORC	В	$CCR \oplus \#IMM \to CCR$
		Logically exclusive-ORs the condition code register with immediate data
NOP	_	$PC + 2 \rightarrow PC$
		Only increments the program counter
Notes: * Size	: Operand siz	e

Byte

B:





2.5.8 Block Data Transfer Instruction

Table 2.11 describes the block data transfer instruction. Figure 2.10 shows its object code format.

Instruction	Size	Function
EEPMOV	_	If R4L \neq 0 then
		$\begin{array}{ll} \mbox{repeat} & @R5+ \rightarrow @R6+ \\ & R4L - 1 \rightarrow R4L \\ \mbox{until} & R4L = 0 \end{array}$
		else next;
		Block transfer instruction. Transfers the number of data bytes specified by R4L from locations starting at the address indicated by R5 to locations starting at the address indicated by R6. After the transfer, the next instruction is executed.

Certain precautions are required in using the EEPMOV instruction. See section 2.9.3, Notes on Use of the EEPMOV Instruction, for details.

15	8 7	0
	ор	
	ор	
Notation: op: Operation field		

Figure 2.10 Block Data Transfer Instruction Code



2.6 Basic Operational Timing

CPU operation is synchronized by a system clock (ϕ) or a subclock (ϕ_{SUB}). For details on these clock signals see section 4, Clock Pulse Generators. The period from a rising edge of ϕ or ϕ_{SUB} to the next rising edge is called one state. A bus cycle consists of two states or three states. The cycle differs depending on whether access is to on-chip memory or to on-chip peripheral modules.

2.6.1 Access to On-Chip Memory (RAM, ROM)

Access to on-chip memory takes place in two states. The data bus width is 16 bits, allowing access in byte or word size. Figure 2.11 shows the on-chip memory access cycle.




Figure 2.11 On-Chip Memory Access Cycle

2.6.2 Access to On-Chip Peripheral Modules

On-chip peripheral modules are accessed in two states or three states. The data bus width is 8 bits, so access is by byte size only. This means that for accessing word data, two instructions must be used. Figures 2.12 and 2.13 show the on-chip peripheral module access cycle.

Two-state access to on-chip peripheral modules




Figure 2.12 On-Chip Peripheral Module Access Cycle (2-State Access)

Three-state access to on-chip peripheral modules




Figure 2.13 On-Chip Peripheral Module Access Cycle (3-State Access)



2.7 CPU States

2.7.1 Overview

There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active (high-speed or medium-speed) mode and subactive mode. In the program halt state there are a sleep (high-speed or medium-speed) mode, standby mode, watch mode, and sub-sleep mode. These states are shown in figure 2.14. Figure 2.15 shows the state transitions.




Figure 2.14 CPU Operation States

Rev. 4.00, 05/03, page 53 of 562

Renesas




Figure 2.15 State Transitions

2.7.2 Program Execution State

In the program execution state the CPU executes program instructions in sequence.

There are three modes in this state, two active modes (high speed and medium speed) and one subactive mode. Operation is synchronized with the system clock in active mode (high speed and medium speed), and with the subclock in subactive mode. See section 5, Power-Down Modes for details on these modes.

2.7.3 Program Halt State

In the program halt state there are five modes: two sleep modes (high speed and medium speed), standby mode, watch mode, and subsleep mode. See section 5, Power-Down Modes for details on these modes.

2.7.4 Exception-Handling State

The exception-handling state is a transient state occurring when exception handling is started by a reset or interrupt and the CPU changes its normal processing flow. In exception handling caused by an interrupt, SP (R7) is referenced and the PC and CCR values are saved on the stack.


For details on interrupt handling, see section 3.3, Interrupts.

Renesas

2.8 Memory Map

2.8.1 Memory Map

The memory map of the H8/38024 and H8/38024S are shown in figure 2.16(1), that of the H8/38023 and H8/38023S in figure 2.16(2), that of the H8/38022 and H8/38022S in figure 2.16(3), that of the H8/38021 and H8/38021S in figure 2.16(4), and that of the H8/38020 and H8/38020S in figure 2.16(5).



Notes: *1 Not available to the user if the on-chip emulator is used.

*2 Used by the programming control program when programming flash memory. Also, not available to the user if the on-chip emulator is used.

Figure 2.16(1) H8/38024 and H8/38024S Memory Map

Rev. 4.00, 05/03, page 55 of 562




Figure 2.16(2) H8/38023 and H8/38023S Memory Map

Renesas




Figure 2.16(3) H8/38022 and H8/38022S Memory Map




Figure 2.16(4) H8/38021 and H8/38021S Memory Map




Figure 2.16(5) H8/38020 and H8/38020S Memory Map

2.9 Application Notes

2.9.1 Notes on Data Access

1. Access to Empty Areas:

The address space of the H8/300L CPU includes empty areas in addition to the RAM, registers, and ROM areas available to the user. If these empty areas are mistakenly accessed by an application program, the following results will occur.

Data transfer from CPU to empty area:

The transferred data will be lost. This action may also cause the CPU to misoperate.

Data transfer from empty area to CPU:

Unpredictable data is transferred.

2. Access to Internal I/O Registers:

Internal data transfer to or from on-chip modules other than the ROM and RAM areas makes use of an 8-bit data width. If word access is attempted to these areas, the following results will occur.

Word access from CPU to I/O register area:

Upper byte: Will be written to I/O register.

Lower byte: Transferred data will be lost.

Word access from I/O register to CPU:

Upper byte: Will be written to upper part of CPU register.

Lower byte: Unpredictable data will be written to lower part of CPU register.

Byte size instructions should therefore be used when transferring data to or from I/O registers other than the on-chip ROM and RAM areas. Figure 2.17 shows the data size and number of states in which on-chip peripheral modules can be accessed.

					Access		
				Word	Byte	States	
Н'0000	Interrupt vector area	T					
H'0029	(42 bytes)						
H'002A							
			32 kbytes	0	0	2	
	On-chip ROM						
H'7FFF							
	Not used	T-,				_	
H'F020 H'F02B	Internal I/O registers*3	1		×	0	2	
	Not used	+				_	
H'F740	LCD RAM	+					
H'F74F	(16 bytes)			0	0	2	
	Not used			_	_	_	
H'F780	(1-kbyte work area for flash	+					
H'FB7F	memory programming)*3			0	0	2	
*2 H'FB80	Internal RAM						
	User Area		1024 bytes	0	0	2	
H'FF7F							
H'FF80		[×	0	2	
	Internal I/O registers	H	'FF98 to H'FF9F	×	0	3	
	(128 bytes)			×	0	2	
H'FFFF		<u> </u>	'FFA8 to H'FFAF	× ×	0	3	

Notes: The example of the H8/38024 is shown here.

- *1 This address is H'7FFF in the H8/38024 and H8/38024S (32-kbyte on-chip ROM), H'5FFF in the H8/38023 and H8/38023S (24-kbyte on-chip ROM), H'3FFF in the H8/38022 and H8/38022S (16-kbyte on-chip ROM), H'2FFF in the H8/38021 and H8/38021S (12-kbyte onchip ROM), H'1FFF in the H8/38020 and H8/38020S (8-kbyte on-chip ROM).
- *2 This address is H'FD80 in the H8/38021, H8/38021S, H8/38020, and H8/38020S (512 bytes of on-chip RAM).
- *3 Internal I/O registers with addresses from H'F020 to H'F02B and on-chip RAM with addresses from H'F780 to H'FB7F are installed on the HD64F38024 and HD64F38024R only. Attempting to access these addresses on products other than the HD64F38024 and HD64F38024R will result in access to an empty area.

Figure 2.17 Data Size and Number of States for Access to and from On-Chip Peripheral Modules

2.9.2 Notes on Bit Manipulation

The BSET, BCLR, BNOT, BST, and BIST instructions read one byte of data, modify the data, then write the data byte again. Special care is required when using these instructions in cases where two registers are assigned to the same address, in the case of registers that include write-only bits, and when the instruction accesses an I/O port.

Order of Operation		Operation			
1	1 Read Read byte data at the designated address				
2	Modify	Modify a designated bit in the read data			
3	Write	Write the altered byte data to the designated address			

1. Bit manipulation in two registers assigned to the same address

Example 1: timer load register and timer counter

Figure 2.18 shows an example in which two timer registers share the same address. When a bit manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operations take place.

Order of Operation		Operation
1 Read Timer counter data is read (one byte)		
2	Modify	The CPU modifies (sets or resets) the bit designated in the instruction
3 Write The altered byte data is written		The altered byte data is written to the timer load register

The timer counter is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer load register may be modified to the timer counter value.




Figure 2.18 Timer Configuration Example

Example 2: BSET instruction executed designating port 3

 $P3_7$ and $P3_6$ are designated as input pins, with a low-level signal input at $P3_7$ and a high-level signal at $P3_6$. The remaining pins, $P3_5$ to $P3_1$, are output pins and output low-level signals. In this example, the BSET instruction is used to change pin $P3_0$ to high-level output.

[A: Prior to executing BSET]

	P3 ₇	P3 ₆	P3₅	P34	P33	P3 ₂	P31	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0

[B: BSET instruction executed]

BSET #0 , @PDR3

The BSET instruction is executed designating port 3.

[C: After executing BSET]

	P3 ₇	P3 ₆	P3₅	P34	P3 ₃	P3 ₂	P31	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR3	0	0	1	1	1	1	1	1
PDR3	0	1	0	0	0	0	0	1

[D: Explanation of how BSET operates]

When the BSET instruction is executed, first the CPU reads port 3.

Since P_{3_7} and P_{3_6} are input pins, the CPU reads the pin states (low-level and high-level input). P_{3_5} to P_{3_0} are output pins, so the CPU reads the value in PDR3. In this example PDR3 has a value of H'80, but the value read by the CPU is H'40.

Next, the CPU sets bit 0 of the read data to 1, changing the PDR3 data to H'41. Finally, the CPU writes this value (H'41) to PDR3, completing execution of BSET.

As a result of this operation, bit 0 in PDR3 becomes 1, and $P3_0$ outputs a high-level signal. However, bits 7 and 6 of PDR3 end up with different values.

To avoid this problem, store a copy of the PDR3 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR3.

[A: Prior to executing BSET]

MOV.	В	# 80,	ROL
MOV.	В	ROL,	@RAM0
MOV.	В	ROL,	@PDR3

The PDR3 value (H'80) is written to a work area in memory (RAM0) as well as to PDR3

	P3 7	P36	P3₅	P34	P33	P32	P31	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level					
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0	0

[B: BSET instruction executed]

BSET #0 , @RAMO

The BSET instruction is executed designating the PDR3 work area (RAM0).

[C: After executing BSET]

MOV.	В	@RAM0	, ROL
MOV.	В	ROL,	@PDR3

The work area (RAM0) value is written to PDR3.

	P3 7	P36	P3₅	P34	P33	P32	P31	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	High level				
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	1
RAM0	1	0	0	0	0	0	0	1

2. Bit manipulation in a register containing a write-only bit

Example 3: BCLR instruction executed designating port 3 control register PCR3

As in the examples above, P_{3_7} and P_{3_6} are input pins, with a low-level signal input at P_{3_7} and a high-level signal at P_{3_6} . The remaining pins, P_{3_5} to P_{3_0} , are output pins that output low-level signals. In this example, the BCLR instruction is used to change pin P_{3_0} to an input port. It is assumed that a high-level signal will be input to this input pin.

	P3 ₇	P3 ₆	P3₅	P34	P3₃	P3 ₂	P31	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0

[A: Prior to executing BCLR]

[B: BCLR instruction executed]

BCLR #0 , @PCR3

The BCLR instruction is executed designating PCR3.

[C: After executing BCLR]

	P3 ₇	P3 ₆	P3₅	P34	P3₃	P3 ₂	P31	P30
Input/output	Output	Output	Output	Output	Output	Output	Output	Input
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR3	1	1	1	1	1	1	1	0
PDR3	1	0	0	0	0	0	0	0

[D: Explanation of how BCLR operates]

When the BCLR instruction is executed, first the CPU reads PCR3. Since PCR3 is a write-only register, the CPU reads a value of H'FF, even though the PCR3 value is actually H'3F.

Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE. Finally, this value (H'FE) is written to PCR3 and BCLR instruction execution ends.

As a result of this operation, bit 0 in PCR3 becomes 0, making $P3_0$ an input port. However, bits 7 and 6 in PCR3 change to 1, so that $P3_7$ and $P3_6$ change from input pins to output pins.

To avoid this problem, store a copy of the PCR3 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PCR3.

[A: Prior to executing BCLR]

MOV.	В	#3F,	ROL
MOV.	В	ROL,	@RAM0
MOV.	В	ROL,	@PCR3

The PCR3 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR3.

	P37	P36	P3₅	P34	P33	P32	P31	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level					
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	1

[B: BCLR instruction executed]

BCLR #0 , @RAMO

The BCLR instruction is executed designating the PCR3 work area (RAM0).

[C: After executing BCLR]

MOV.	В	@RAM0,	ROL
MOV.	В	ROL,	@PCR3

The work area (RAM0) value is written to PCR3.

	P3 7	P36	P3₅	P34	P33	P32	P3 1	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	High level				
PCR3	0	0	1	1	1	1	1	0
PDR3	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	0

Table 2.12 lists the pairs of registers that share identical addresses. Table 2.13 lists the registers that contain write-only bits.

Register Name	Abbreviation	Address
Timer counter C/Timer load register C	TCC/TLC	H'FFB5
Port data register 1*	PDR1	H'FFD4
Port data register 3*	PDR3	H'FFD6
Port data register 4*	PDR4	H'FFD7
Port data register 5*	PDR5	H'FFD8
Port data register 6*	PDR6	H'FFD9
Port data register 7*	PDR7	H'FFDA
Port data register 8*	PDR8	H'FFDB
Port data register A [*]	PDRA	H'FFDD

Table 2.12 Registers with Shared Addresses


Note: * Port data registers have the same addresses as input pins.

Table 2.13 Registers with Write-Only Bits


Register Name	Abbreviation	Address
Port control register 1	PCR1	H'FFE4
Port control register 3	PCR3	H'FFE6
Port control register 4	PCR4	H'FFE7
Port control register 5	PCR5	H'FFE8
Port control register 6	PCR6	H'FFE9
Port control register 7	PCR7	H'FFEA
Port control register 8	PCR8	H'FFEB
Port control register A	PCRA	H'FFED
Timer control register F	TCRF	H'FFB6
PWM1 control register	PWCR1	H'FFD0
PWM1 data register U	PWDRU1	H'FFD1
PWM1 data register L	PWDRL1	H'FFD2
PWM2 control register	PWCR2	H'FFCD
PWM2 data register U	PWDRU2	H'FFCE
PWM2 data register L	PWDRL2	H'FFCF
Event counter PWM data register H	ECPWDRH	H'FF8E
Event counter PWM data register L	ECPWDRL	H'FF8F

2.9.3 Notes on Use of the EEPMOV Instruction

• The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes specified by R4L from the address specified by R5 to the address specified by R6.



• When setting R4L and R6, make sure that the final destination address (R6 + R4L) does not exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction.



Section 3 Exception Handling

3.1 Overview

Exception handling is performed in the H8/38024 Group when a reset or interrupt occurs. Table 3.1 shows the priorities of these two types of exception handling.

Table 3.1	Exception Handling Types and Priorities
-----------	--

Priority	Exception Source	Time of Start of Exception Handling		
High	Reset	Exception handling starts as soon as the reset state is clear		
Ť	Interrupt	When an interrupt is requested, exception handling starts after execution of the present instruction or the exception handling in		
Low		progress is completed		

3.2 Reset

3.2.1 Overview

A reset is the highest-priority exception. The internal state of the CPU and the registers of the onchip peripheral modules are initialized.

3.2.2 Reset Sequence

As soon as the $\overline{\text{RES}}$ pin goes low, all processing is stopped and the chip enters the reset state.


To make sure the chip is reset properly, observe the following precautions.

- At power on: Hold the RES pin low until the clock pulse generator output stabilizes.
- Resetting during operation: Hold the $\overline{\text{RES}}$ pin low for at least 10 system clock cycles.

Reset exception handling takes place as follows.

- The CPU internal state and the registers of on-chip peripheral modules are initialized, with the I bit of the condition code register (CCR) set to 1.
- The PC is loaded from the reset exception handling vector address (H'0000 to H'0001), after which the program starts executing from the address indicated in PC.

When system power is turned on or off, the $\overline{\text{RES}}$ pin should be held low.






Figure 3.1 Reset Sequence

3.2.3 Interrupt Immediately after Reset

After a reset, if an interrupt were to be accepted before the stack pointer (SP: R7) was initialized, PC and CCR would not be pushed onto the stack correctly, resulting in program runaway. To prevent this, immediately after reset exception handling all interrupts are masked. For this reason, the initial program instruction is always executed immediately after a reset. This instruction should initialize the stack pointer (e.g. MOV.W #xx: 16, SP).

3.3 Interrupts

3.3.1 Overview

The interrupt sources include 13 external interrupts (WKP₇ to WKP₀, IRQ₄, IRQ₃, IRQ₁, IRQ₀, IRQAEC) and 9 internal interrupts from on-chip peripheral modules. Table 3.2 shows the interrupt sources, their priorities, and their vector addresses. When more than one interrupt is requested, the interrupt with the highest priority is processed.

The interrupts have the following features:

- Internal and external interrupts can be masked by the I bit in CCR. When the I bit is set to 1, interrupt request flags can be set but the interrupts are not accepted.
- IRQ₄, IRQ₃, IRQ₁, IRQ₀, and WKP₇ to WKP₀ can be set to either rising edge sensing or falling edge sensing, and IRQAEC can be set to either rising edge sensing, falling edge sensing, or both edge sensing.



Interrupt Source	Interrupt	Vector Number	Vector Address	Priority
RES	Reset	0	H'0000 to H'0001	High
Watchdog timer				↑
IRQ ₀	IRQ₀	4	H'0008 to H'0009	-
IRQ ₁	IRQ ₁	5	H'000A to H'000B	-
IRQAEC	IRQAEC	6	H'000C to H'000D	-
IRQ ₃	IRQ ₃	7	H'000E to H'000F	-
ĪRQ ₄	IRQ ₄	8	H'0010 to H'0011	-
	WKP ₀	9	H'0012 to H'0013	-
WKP 1	WKP ₁			
WKP ₂	WKP ₂			
\overline{WKP}_{4} WKP ₅	WKP4 WKP5			
WKP ₆	WKP ₆			
$\frac{WKP_6}{WKP_7}$	WKP ₇			
Timer A	Timer A overflow	11	H'0016 to H'0017	-
				_
Asynchronous event counter	Asynchronous event counter overflow	12	H'0018 to H'0019	
Timer C	Timer C overflow or underflow	13	H'001A to H'001B	_
Timer FL	Timer FL compare match Timer FL overflow	14	H'001C to H'001D	-
Timer FH	Timer FH compare match Timer FH overflow	15	H'001E to H'001F	_
Timer G	Timer G input capture Timer G overflow	16	H'0020 to H'0021	_
SCI3	SCI3 transmit end SCI3 transmit data empty SCI3 receive data full SCI3 overrun error SCI3 framing error SCI3 parity error	18	H'0024 to H'0025	_
A/D	A/D conversion end	19	H'0026 to H'0027	- ↓
(SLEEP instruction executed)	Direct transfer	20	H'0028 to H'0029	Low

Table 3.2 Interrupt Sources and Their Priorities

Note: Vector addresses H'0002 to H'0007, H'0014 to H'0015, and H'0022 to H'0023 are reserved and cannot be used.

3.3.2 Interrupt Control Registers

Table 3.3 lists the registers that control interrupts.

Table 3.3 Interrupt Control Registers

Name	Abbreviation	R/W	Initial Value	Address
IRQ edge select register	IEGR	R/W	_	H'FFF2
Interrupt enable register 1	IENR1	R/W	—	H'FFF3
Interrupt enable register 2	IENR2	R/W	_	H'FFF4
Interrupt request register 1	IRR1	R/W*	_	H'FFF6
Interrupt request register 2	IRR2	R/W*	_	H'FFF7
Wakeup interrupt request register	IWPR	R/W*	H'00	H'FFF9
Wakeup edge select register	WEGR	R/W	H'00	H'FF90

Note: * Write is enabled only for writing of 0 to clear a flag.

1. IRQ Edge Select Register (IEGR)

Bit	7	6	5	4	3	2	1	0
				IEG4	IEG3		IEG1	IEG0
Initial value	1	1	1	0	0		0	0
Read/Write	—	_	—	R/W	R/W	W	R/W	R/W

IEGR is an 8-bit read/write register used to designate whether pins \overline{IRQ}_4 , \overline{IRQ}_3 , \overline{IRQ}_1 , and \overline{IRQ}_0 are set to rising edge sensing or falling edge sensing. For the IRQAEC pin edge sensing specifications, see section 9.7, Asynchronous Event Counter (AEC).

Bits 7 to 5: Reserved bits

Bits 7 to 5 are reserved: they are always read as 1 and cannot be modified.

Bit 4: IRQ₄ edge select (IEG4)

Bit 4 selects the input sensing of the \overline{IRQ}_4 pin and \overline{ADTRG} pin.

Bit 4 IEG4	Description	
0	Falling edge of IRQ4 and ADTRG pin input is detected	(initial value)
1	Rising edge of \overline{IRQ}_4 and \overline{ADTRG} pin input is detected	

Bit 3: IRQ₃ edge select (IEG3)

Bit 3 selects the input sensing of the \overline{IRQ}_3 pin and TMIF pin.

Bit 3 IEG3	Description	
0	Falling edge of \overline{IRQ}_3 and TMIF pin input is detected	(initial value)
1	Rising edge of $\overline{\text{IRQ}}_3$ and TMIF pin input is detected	

Bit 2: Reserved bit

Bit 2 is reserved: it can only be written with 0.

Bit 1: IRQ₁ edge select (IEG1)

Bit 1 selects the input sensing of the \overline{IRQ}_1 pin and TMIC pin.

Bit 1 IEG1	Description	
0	Falling edge of \overline{IRQ}_1 and TMIC pin input is detected	(initial value)
1	Rising edge of \overline{IRQ}_1 and TMIC pin input is detected	

Bit 0: IRQ₀ edge select (IEG0)

Bit 0 selects the input sensing of pin \overline{IRQ}_0 .

Bit 0 IEG0	Description	
0	Falling edge of \overline{IRQ}_0 pin input is detected	(initial value)
1	Rising edge of \overline{IRQ}_0 pin input is detected	

2. Interrupt Enable Register 1 (IENR1)

Bit	7	6	5	4	3	2	1	0
	IENTA	_	IENWP	IEN4	IEN3	IENEC2	IEN1	IEN0
Initial value	0	_	0	0	0	0	0	0
Read/Write	R/W	W	R/W	R/W	R/W	R/W	R/W	R/W

IENR1 is an 8-bit read/write register that enables or disables interrupt requests.

Bit 7: Timer A interrupt enable (IENTA)

Bit 7 enables or disables timer A overflow interrupt requests.

Bit 7 IENTA	Description	
0	Disables timer A interrupt requests	(initial value)
1	Enables timer A interrupt requests	

Bit 6: Reserved bit

Bit 6 is reserved: it can only be written with 0.

Bit 5: Wakeup interrupt enable (IENWP)

Bit 5 enables or disables WKP₇ to WKP₀ interrupt requests.

Bit 5 IENWP	Description	
0	Disables \overline{WKP}_7 to \overline{WKP}_0 interrupt requests	(initial value)
1	Enables \overline{WKP}_7 to \overline{WKP}_0 interrupt requests	

Bits 4 and 3: IRQ₄ and IRQ₃ interrupt enable (IEN4 and IEN3)

Bits 4 and 3 enable or disable IRQ₄ and IRQ₃ interrupt requests.

Bit n IENn	Description	
0	Disables interrupt requests from pin IRQn	(initial value)
1	Enables interrupt requests from pin IRQn	

(n = 4, 3)

Bit 2: IRQAEC interrupt enable (IENEC2)

Bit 2 enables or disables IRQAEC interrupt requests.

Bit 2 IENEC2	Description	
0	Disables IRQAEC interrupt requests	(initial value)
1	Enables IRQAEC interrupt requests	

Bits 1 and 0: IRQ₁ and IRQ₀ interrupt enable (IEN1 and IEN0)

Bits 1 and 0 enable or disable IRQ_1 and IRQ_0 interrupt requests.

Bit n IENn	Description	
0	Disables interrupt requests from pin IRQn	(initial value)
1	Enables interrupt requests from pin IRQn	

(n = 1 or 0)

3. Interrupt Enable Register 2 (IENR2)

Bit	7	6	5	4	3	2	1	0
	IENDT	IENAD	—	IENTG	IENTFH	IENTFL	IENTC	IENEC
Initial value	0	0	_	0	0	0	0	0
Read/Write	R/W	R/W	W	R/W	R/W	R/W	R/W	R/W

IENR2 is an 8-bit read/write register that enables or disables interrupt requests.

Bit 7: Direct transfer interrupt enable (IENDT)

Bit 7 enables or disables direct transfer interrupt requests.

Bit 7 IENDT	Description	
0	Disables direct transfer interrupt requests	(initial value)
1	Enables direct transfer interrupt requests	

Bit 6: A/D converter interrupt enable (IENAD)

Bit 6 enables or disables A/D converter interrupt requests.

Bit 6 IENAD	Description	
0	Disables A/D converter interrupt requests	(initial value)
1	Enables A/D converter interrupt requests	

Bit 5: Reserved bit

Bit 5 is reserved bit: it can only be written with 0.

Rev. 4.00, 05/03, page 76 of 562

Bit 4: Timer G interrupt enable (IENTG)

Bit 4 enables or disables timer G input capture or overflow interrupt requests.

Bit 4 IENTG	Description	
0	Disables timer G interrupt requests	(initial value)
1	Enables timer G interrupt requests	

Bit 3: Timer FH interrupt enable (IENTFH)

Bit 3 enables or disables timer FH compare match and overflow interrupt requests.

Bit 3		
IENTFH	Description	
0	Disables timer FH interrupt requests	(initial value)
1	Enables timer FH interrupt requests	

Bit 2: Timer FL interrupt enable (IENTFL)

Bit 2 enables or disables timer FL compare match and overflow interrupt requests.

Bit 2 IENTFL	Description	
0	Disables timer FL interrupt requests	(initial value)
1	Enables timer FL interrupt requests	

Bit 1: Timer C interrupt enable (IENTC)

Bit 1 enables or disables timer C overflow and underflow interrupt requests.

Bit 1 IENTC	Description	
0	Disables timer C interrupt requests	(initial value)
1	Enables timer C interrupt requests	

Bit 0: Asynchronous event counter interrupt enable (IENEC)

Bit 0 enables or disables asynchronous event counter interrupt requests.

Bit 0 IENEC	Description	
0	Disables asynchronous event counter interrupt requests	(initial value)
1	Enables asynchronous event counter interrupt requests	

For details of SCI3 interrupt control, see section 10.2.6 Serial control register 3 (SCR3).

4. Interrupt Request Register 1 (IRR1)

Bit	7	6	5	4	3	2	1	0
	IRRTA		_	IRRI4	IRRI3	IRREC2	IRRI1	IRRI0
Initial value	0		1	0	0	0	0	0
Read/Write	R/(W)*	W		R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only a write of 0 for flag clearing is possible

IRR1 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a timer A, IRQAEC, IRQ_4 , IRQ_3 , IRQ_1 , or IRQ_0 interrupt is requested. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag.

Bit 7: Timer A interrupt request flag (IRRTA)

Bit 7 IRRTA	Description	
0	Clearing conditions: When IRRTA = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When the timer A counter value overflows from H'FF to H'00	

Bit 6: Reserved bit

Bit 6 is reserved; it can only be written with 0.

Bit 5: Reserved bit

Bit 5 is reserved; it is always read as 1 and cannot be modified.

Bits 4 and 3: IRQ₄ and IRQ₃ interrupt request flags (IRRI4 and IRRI3)

Bit n IRRIn	Description	
0	Clearing conditions: (initia When IRRIn = 1, it is cleared by writing 0	al value)
1	Setting conditions: When pin \overline{IRQn} is designated for interrupt input and the designated signal ec input	lge is

(n = 4 or 3)

Bit 2: IRQAEC interrupt request flag (IRREC2)

Bit 2 IRREC2	Description
0	Clearing conditions: (initial value) When IRREC2 = 1, it is cleared by writing 0
1	Setting conditions: When pin IRQAEC is designated for interrupt input and the designated signal edge is input

Bits 1 and 0: IRQ1 and IRQ0 interrupt request flags (IRRI1 and IRRI0)

Bit n IRRIn	Description	
0	Clearing conditions: When IRRIn = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When pin \overline{IRQn} is designated for interrupt input and the designated sign input	gnal edge is

(n = 1 or 0)

5. Interrupt Request Register 2 (IRR2)

Bit	7	6	5	4	3	2	1	0
	IRRDT	IRRAD		IRRTG	IRRTFH	IRRTFL	IRRTC	IRREC
Initial value	0	0		0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only a write of 0 for flag clearing is possible

IRR2 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a direct transfer, A/D converter, Timer G, Timer FH, Timer FL, Timer C, or asynchronous event counter interrupt is requested. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag.

Bit 7: Direct transfer interrupt request flag (IRRDT)

Bit 7 IRRDT	Description	
0	Clearing conditions: When IRRDT = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When a direct transfer is made by executing a SLEEP instruction while SYSCR2	e DTON = 1 in

Bit 6: A/D converter interrupt request flag (IRRAD)

Bit 6 IRRAD	Description	
0	Clearing conditions: When IRRAD = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When A/D conversion is completed and ADSF is cleared to 0 in ADSR	

RENESAS

Bit 5: Reserved bit

Bit 5 is reserved: it can only be written with 0.

Bit 4: Timer G interrupt request flag (IRRTG)

Bit 4 IRRTG	Description	
0	Clearing conditions: When IRRTG = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When the TMIG pin is designated for TMIG input and the designated s input, and when TCG overflows while OVIE is set to 1 in TMG	ignal edge is

Bit 3: Timer FH interrupt request flag (IRRTFH)

Bit 3 IRRTFH	Description	
0	Clearing conditions: (When IRRTFH = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When TCFH and OCRFH match in 8-bit timer mode, or when TCF (TCFL and OCRF (OCRFL, OCRFH) match in 16-bit timer mode	., TCFH)

Bit 2: Timer FL interrupt request flag (IRRTFL)

Bit 2 IRRTFL	Description	
0	Clearing conditions: When IRRTFL = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When TCFL and OCRFL match in 8-bit timer mode	

Bit 1: Timer C interrupt request flag (IRRTC)

Bit 1 IRRTC	Description	
0	Clearing conditions: (initial va When IRRTC = 1, it is cleared by writing 0	alue)
1	Setting conditions: When the timer C counter value overflows (from H'FF to H'00) or underflows (fro H'00 to H'FF)	m

Bit 0: Asynchronous event counter interrupt request flag (IRREC)

Bit 0 IRREC	Description	
0	Clearing conditions: When IRREC = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When ECH overflows in 16-bit counter mode, or ECH or ECL overflows counter mode	s in 8-bit

6. Wakeup Interrupt Request Register (IWPR)

Bit	7	6	5	4	3	2	1	0
	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*							

Note: * Only a write of 0 for flag clearing is possible

IWPR is an 8-bit read/write register containing wakeup interrupt request flags. When one of pins \overline{WKP}_7 to \overline{WKP}_0 is designated for wakeup input and a rising or falling edge is input at that pin, the corresponding flag in IWPR is set to 1. A flag is not cleared automatically when the corresponding interrupt is accepted. Flags must be cleared by writing 0.

Bits 7 to 0: Wakeup interrupt request flags (IWPF7 to IWPF0)

Bit n IWPFn	Description	
0	Clearing conditions: When IWPFn= 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When pin \overline{WKP}_n is designated for wakeup input and a rising or fathat pin	alling edge is input at

(n = 7 to 0)



7. Wakeup Edge Select Register (WEGR)

Bit	7	6	5	4	3	2	1	0
	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

WEGR is an 8-bit read/write register that specifies rising or falling edge sensing for pins $\overline{WKP}n$.

WEGR is initialized to H'00 by a reset.

Bit n: WKPn edge select (WKEGSn)

Bit n selects \overline{WKP} n pin input sensing.

Bit n WKEGSn	Description	
0	WKPn pin falling edge detected	(initial value)
1	WKPn pin rising edge detected	

(n = 7 to 0)

3.3.3 External Interrupts

There are 13 external interrupts: WKP7 to WKP0, IRQ4, IRQ3, IRQ1, IRQ0, and IRQAEC.

1. Interrupts WKP₇ to WKP₀

Interrupts WKP7 to WKP0 are requested by either rising or falling edge input to pins \overline{WKP}_7 to \overline{WKP}_0 . When these pins are designated as pins \overline{WKP}_7 to \overline{WKP}_0 in port mode register 5 and a rising or falling edge is input, the corresponding bit in IWPR is set to 1, requesting an interrupt. Recognition of wakeup interrupt requests can be disabled by clearing the IENWP bit to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When WKP7 to WKP0 interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector number 9 is assigned to interrupts WKP7 to WKP0. All eight interrupt sources have the same vector number, so the interrupt-handling routine must discriminate the interrupt source.

2. Interrupts IRQ₄, IRQ₃, IRQ₁ and IRQ₀

Interrupts IRQ4, IRQ3, IRQ1, and IRQ0 are requested by input signals to pins \overline{IRQ}_4 , \overline{IRQ}_3 , \overline{IRQ}_1 , and \overline{IRQ}_0 . These interrupts are detected by either rising edge sensing or falling edge sensing, depending on the settings of bits IEG4, IEG3, IEG1, and IEG0 in IEGR.

When these pins are designated as pins \overline{IRQ}_4 , \overline{IRQ}_3 , \overline{IRQ}_1 , and \overline{IRQ}_0 in port mode register B, 2, and 1 and the designated edge is input, the corresponding bit in IRR1 is set to 1, requesting an interrupt. Recognition of these interrupt requests can be disabled individually by clearing bits IEN4, IEN3, IEN1, and IEN0 to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When IRQ4, IRQ3, IRQ1, and IRQ0 interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector numbers 8, 7, 5, and 4 are assigned to interrupts IRQ4, IRQ3, IRQ1, and IRQ0. The order of priority is from IRQ0 (high) to IRQ4 (low). Table 3.2 gives details.

3. IRQAEC Interrupt

The IRQAEC interrupt is requested by an input signal to pin IRQAEC and IECPWM (output of PWM for AEC). When the IRQAEC input pin is to be used as an external interrupt, set ECPWME in AEGSR to 0. This interrupt is detected by rising edge, falling edge, or both edge sensing, depending on the settings of bits AIEGS1 and AIEGS0 in AEGSR.

When bit IENEC2 in IENR1 is 1 and the designated edge is input, the corresponding bit in IRR1 is set to 1, requesting an interrupt.

When IRQAEC interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector number 6 is assigned to the IRQAEC interrupt exception handling. Table 3.2 gives details.

3.3.4 Internal Interrupts

There are 9 internal interrupts that can be requested by the on-chip peripheral modules. When a peripheral module requests an interrupt, the corresponding bit in IRR1 or IRR2 is set to 1. Recognition of individual interrupt requests can be disabled by clearing the corresponding bit in IENR1 or IENR2. All these interrupts can be masked by setting the I bit to 1 in CCR. When internal interrupt handling is initiated, the I bit is set to 1 in CCR. Vector numbers from 20 to 18 and 16 to 11 are assigned to these interrupts. Table 3.2 shows the order of priority of interrupts from on-chip peripheral modules.



3.3.5 Interrupt Operations

Interrupts are controlled by an interrupt controller. Figure 3.2 shows a block diagram of the interrupt controller. Figure 3.3 shows the flow up to interrupt acceptance.




Figure 3.2 Block Diagram of Interrupt Controller

Interrupt operation is described as follows.

- When an interrupt condition is met while the interrupt enable register bit is set to 1, an interrupt request signal is sent to the interrupt controller.
- When the interrupt controller receives an interrupt request, it sets the interrupt request flag.
- From among the interrupts with interrupt request flags set to 1, the interrupt controller selects the interrupt request with the highest priority and holds the others pending. (Refer to table 3.2 for a list of interrupt priorities.)
- The interrupt controller checks the I bit of CCR. If the I bit is 0, the selected interrupt request is accepted; if the I bit is 1, the interrupt request is held pending.
- If the interrupt request is accepted, after processing of the current instruction is completed, both PC and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3.4. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.

RENESAS

Rev. 4.00, 05/03, page 85 of 562

- The I bit of CCR is set to 1, masking further interrupts.
- The vector address corresponding to the accepted interrupt is generated, and the interrupt handling routine located at the address indicated by the contents of the vector address is executed.
- Notes: 1. When disabling interrupts by clearing bits in an interrupt enable register, or when clearing bits in an interrupt request register, always do so while interrupts are masked (I = 1).
 - 2. If the above clear operations are performed while I = 0, and as a result a conflict arises between the clear instruction and an interrupt request, exception processing for the interrupt will be executed after the clear instruction has been executed.




Figure 3.3 Flow up to Interrupt Acceptance

Rev. 4.00, 05/03, page 87 of 562




Figure 3.4 Stack State after Completion of Interrupt Exception Handling

Figure 3.5 shows a typical interrupt sequence.




Figure 3.5 Interrupt Sequence

3.3.6 Interrupt Response Time

Table 3.4 shows the number of wait states after an interrupt request flag is set until the first instruction of the interrupt handler is executed.

Table 3.4Interrupt Wait States

Item	States	Total
Waiting time for completion of executing instruction st	1 to 13	15 to 27
Saving of PC and CCR to stack	4	
Vector fetch	2	
Instruction fetch	4	
Internal processing	4	

Note: * Not including EEPMOV instruction.

3.4 Application Notes

3.4.1 Notes on Stack Area Use

When word data is accessed in the LSI, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @–SP) or POP Rn (MOV.W @SP+, Rn) to save or restore register values.

Setting an odd address in SP may cause a program to crash. An example is shown in figure 3.6.




Figure 3.6 Operation when Odd Address is Set in SP

When CCR contents are saved to the stack during interrupt exception handling or restored when RTE is executed, this also takes place in word size. Both the upper and lower bytes of word data are saved to the stack; on return, the even address contents are restored to CCR while the odd address contents are ignored.

3.4.2 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins and when the value of ECPWME in AEGSR is rewritten to switch between selection/non-selection of IRQAEC, the following points should be observed.

When an external interrupt pin function is switched by rewriting the port mode register that controls pins \overline{IRQ}_4 , \overline{IRQ}_3 , \overline{IRQ}_1 , \overline{IRQ}_0 , \overline{WKP}_7 to \overline{WKP}_0 , the interrupt request flag may be set to 1 at the time the pin function is switched, even if no valid interrupt is input at the pin. Be sure to clear the interrupt request flag to 0 after switching pin functions. When the value of ECPWME in AEGSR that sets selection/non-selection of IRQAEC is rewritten, the interrupt request flag may be set to 1, even if a valid edge has not arrived on the selected IRQAEC or IECPWM (PWM output for AEC). Therefore, be sure to clear the interrupt request flag to 0 after switching the pin function. Table 3.5 shows the conditions under which interrupt request flags are set to 1 in this way.

Interrupt Flags Set		Conditions
IRR1	IRRI4	When PMR1 bit IRQ4 is changed from 0 to 1 while pin \overline{IRQ}_4 is low and IEGR bit IEG4 = 0.
		When PMR1 bit IRQ4 is changed from 1 to 0 while pin \overline{IRQ}_4 is low and IEGR bit IEG4 = 1.
	IRRI3	When PMR1 bit IRQ3 is changed from 0 to 1 while pin \overline{IRQ}_3 is low and IEGR bit IEG3 = 0.
		When PMR1 bit IRQ3 is changed from 1 to 0 while pin \overline{IRQ}_3 is low and IEGR bit IEG3 = 1.
	IRREC2	When an edge as designated by AIEGS1 and AIEGS0 in AEGSR is detected because the values on the IRQAEC pin and of IECPWM at switching are different (e.g., when the rising edge has been selected and ECPWME in AEGSR is changed from 1 to 0 while pin IRQAEC is low and IECPWM = 1).
	IRRI1	When PMRB bit IRQ1 is changed from 0 to 1 while pin \overline{IRQ}_1 is low and IEGR bit IEG1 = 0.
		When PMRB bit IRQ1 is changed from 1 to 0 while pin \overline{IRQ}_1 is low and IEGR bit IEG1 = 1.
	IRRI0	When PMR2 bit IRQ0 is changed from 0 to 1 while pin \overline{IRQ}_0 is low and IEGR bit IEG0 = 0.
		When PMR2 bit IRQ0 is changed from 1 to 0 while pin \overline{IRQ}_0 is low and IEGR bit IEG0 = 1.
IWPR	IWPF7	When PMR5 bit WKP7 is changed from 0 to 1 while pin \overline{WKP}_7 is low.
	IWPF6	When PMR5 bit WKP6 is changed from 0 to 1 while pin \overline{WKP}_6 is low.
	IWPF5	When PMR5 bit WKP5 is changed from 0 to 1 while pin \overline{WKP}_5 is low.
	IWPF4	When PMR5 bit WKP4 is changed from 0 to 1 while pin \overline{WKP}_4 is low.
	IWPF3	When PMR5 bit WKP3 is changed from 0 to 1 while pin \overline{WKP}_3 is low.
	IWPF2	When PMR5 bit WKP2 is changed from 0 to 1 while pin \overline{WKP}_2 is low.
	IWPF1	When PMR5 bit WKP1 is changed from 0 to 1 while pin \overline{WKP}_1 is low.
	IWPF0	When PMR5 bit WKP0 is changed from 0 to 1 while pin \overline{WKP}_0 is low.

Table 3.5 Conditions under which Interrupt Request Flag is Set to 1

Figure 3.7 shows the procedure for setting a bit in a port mode register and clearing the interrupt request flag.

When switching a pin function, mask the interrupt before setting the bit in the port mode register (or AEGSR). After accessing the port mode register (or AEGSR), execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0. If the instruction to clear the flag is executed immediately after the port mode register (or AEGSR) access without executing an intervening instruction, the flag will not be cleared.

An alternative method is to avoid the setting of interrupt request flags when pin functions are switched by keeping the pins at the high level so that the conditions in table 3.5 do not occur.

However, the procedure in Figure 3.7 is recommended because IECPWM is an internal signal and determining its value is complicated.




Figure 3.7 Port Mode Register (or AEGSR) Setting and Interrupt Request Flag Clearing Procedure

3.4.3 Method for Clearing Interrupt Request Flags

Use the recommended method, given below when clearing the flags of interrupt request registers (IRR1, IRR2, IWPR).

Recommended method

Use a single instruction to clear flags. The bit control instruction and byte-size data transfer instruction can be used. Two examples of program code for clearing IRRI1 (bit 1 of IRR1) are given below.

BCLR #1, @IRR1:8 MOV.B R1L, @IRR1:8 (set the value of R1L to B'11111101)

• Example of a malfunction

When flags are cleared with multiple instructions, other flags might be cleared during execution of the instructions, even though they are currently set, and this will cause a malfunction.

Here is an example in which IRRI0 is cleared and disabled in the process of clearing IRRI1 (bit 1 of IRR1).

MOV.B @IRR1:8,R1L IRRIO = 0 at this time AND.B #B'11111101,R1L Here, IRRIO = 1 MOV.B R1L,@IRR1:8 IRRIO is cleared to 0

In the above example, it is assumed that an IRQ0 interrupt is generated while the AND.B instruction is executing.

The IRQ0 interrupt is disabled because, although the original objective is clearing IRR11, IRR10 is also cleared.



Rev. 4.00, 05/03, page 96 of 562



Section 4 Clock Pulse Generators

4.1 Overview

Clock oscillator circuitry (CPG: clock pulse generator) is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator and system clock dividers. The subclock pulse generator consists of a subclock oscillator circuit and a subclock divider.

4.1.1 Block Diagram

Figure 4.1 shows a block diagram of the clock pulse generators.




Figure 4.1 Block Diagram of Clock Pulse Generators

4.1.2 System Clock and Subclock

The basic clock signals that drive the CPU and on-chip peripheral modules are ϕ and ϕ_{SUB} . Four of the clock signals have names: ϕ is the system clock, ϕ_{SUB} is the subclock, ϕ_{OSC} is the oscillator clock, and ϕ_W is the watch clock.

The clock signals available for use by peripheral modules are $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, $\phi/32$, $\phi/64$, $\phi/128$, $\phi/256$, $\phi/512$, $\phi/1024$, $\phi/2048$, $\phi/4096$, $\phi/8192$, ϕ_W , $\phi_W/2$, $\phi_W/4$, $\phi_W/8$, $\phi_W/16$, $\phi_W/32$, $\phi_W/64$, and $\phi_W/128$. The clock requirements differ from one module to another.

4.2 System Clock Generator

Clock pulses can be supplied to the system clock divider either by connecting a crystal or ceramic oscillator, or by providing external clock input.

1. Connecting a crystal oscillator

Figure 4.2 shows a typical method of connecting a crystal oscillator.




Figure 4.2 Typical Connection to Crystal Oscillator

Figure 4.3 shows the equivalent circuit of a crystal oscillator. An oscillator having the characteristics given in table 4.1 should be used.





Figure 4.3 Equivalent Circuit of Crystal Oscillator


Table 4.1 Crystal Oscillator Parameters

Frequency (MHz)	4.193	
RS max (Ω)	100	
C ₀ max (pF)	16	

2. Connecting a ceramic oscillator

Figure 4.4 shows a typical method of connecting a ceramic oscillator.





3. Notes on board design

When generating clock pulses by connecting a crystal or ceramic oscillator, pay careful attention to the following points.

Avoid running signal lines close to the oscillator circuit, since the oscillator may be adversely affected by induction currents. (See figure 4.5.)

The board should be designed so that the oscillator and load capacitors are located as close as possible to pins OSC_1 and OSC_2 .




Figure 4.5 Board Design of Oscillator Circuit

Note: The circuit parameters above are recommended by the crystal or ceramic oscillator manufacturer.

The circuit parameters are affected by the crystal or ceramic oscillator and floating capacitance when designing the board. When using the oscillator, consult with the crystal or ceramic oscillator manufacturer to determine the circuit parameters.

Rev. 4.00, 05/03, page 99 of 562

4. External clock input method

Connect an external clock signal to pin OSC_1 , and leave pin OSC_2 open. Figure 4.6 shows a typical connection.




Figure 4.6	External	Clock	Input	(Example)
		010011	mput	(2

Frequency	Oscillator Clock (¢osc)
Duty cycle	45% to 55%

4.3 Subclock Generator

1. Connecting a 32.768 kHz/38.4 kHz crystal oscillator

Clock pulses can be supplied to the subclock divider by connecting a 32.768 kHz/38.4 kHz crystal oscillator, as shown in figure 4.7. Follow the same precautions as noted under 3. notes on board design for the system clock in section 4.2.




Figure 4.7 Typical Connection to 32.768 kHz/38.4 kHz Crystal Oscillator (Subclock)

Figure 4.8 shows the equivalent circuit of the 32.768 kHz/38.4 kHz crystal oscillator.




Figure 4.8 Equivalent Circuit of 32.768 kHz/38.4 kHz Crystal Oscillator

2. Pin connection when not using subclock

When the subclock is not used, connect pin X_1 to GND and leave pin X_2 open, as shown in figure 4.9.




Figure 4.9 Pin Connection when not Using Subclock

3. External clock input

Connect the external clock to the X1 pin and leave the X2 pin open, as shown in figure 4.10.




Figure 4.10 Pin Connection when Inputting External Clock

Frequency	Subclock (фw)
Duty	45% to 55%

4.4 Prescalers

The H8/38024 Group is equipped with two on-chip prescalers having different input clocks (prescaler S and prescaler W). Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. Its prescaled outputs provide internal clock signals for on-chip peripheral modules. Prescaler W is a 5-bit counter using a 32.768 kHz or 38.4 kHz signal divided by 4 (ϕ_W /4) as its input clock. Its prescaled outputs are used by timer A as a time base for timekeeping.

1. Prescaler S (PSS)

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. It is incremented once per clock period.

Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the reset state.

In standby mode, watch mode, subactive mode, and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is initialized to H'0000.

The CPU cannot read or write prescaler S.

The output from prescaler S is shared by timer A, timer F, SCI3, the A/D converter, the LCD controller, and the 10-bit PWM. The divider ratio can be set separately for each on-chip peripheral function.

In active (medium-speed) mode the clock input to prescaler S is ϕ osc/16, ϕ osc/32, ϕ osc/64, or ϕ osc/128.

2. Prescaler W (PSW)

Prescaler W is a 5-bit counter using a 32.768 kHz/38.4 kHz signal divided by 4 ($\phi_W/4$) as its input clock.

Prescaler W is initialized to H'00 by a reset, and starts counting on exit from the reset state.

Even in standby mode, watch mode, subactive mode, or subsleep mode, prescaler W continues functioning so long as clock signals are supplied to pins X1 and X2.

Prescaler W can be reset by setting 1s in bits TMA3 and TMA2 of timer mode register A (TMA).

Output from prescaler W can be used to drive timer A, in which case timer A functions as a time base for timekeeping.

4.5 Note on Oscillators

Oscillator characteristics are closely related to board design and should be carefully evaluated by the user in mask ROM and ZTATTM versions, referring to the examples shown in this section. Oscillator circuit constants will differ depending on the oscillator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the oscillator element manufacturer. Design the circuit so that the oscillator element never receives voltages exceeding its maximum rating.




Figure 4.11 Example of Crystal and Ceramic Oscillator Element Arrangement

Figure 4.12 (1) shows an example measuring circuit with the negative resistance suggested by the oscillator manufacturer. Note that if the negative resistance of the circuit is less than that suggested by the oscillator manufacturer, it may be difficult to start the main oscillator.

If it is determined that oscillation is not occurring because the negative resistance is lower than the level suggested by the oscillator manufacturer, the circuit may be modified as shown in figure 4.12 (2) through (4). Which of the modification suggestions to use and the capacitor capacitance should be decided based upon an evaluation of factors such as the negative resistance and the frequency deviation.




Figure 4.12 Negative Resistance Measurement and Circuit Modification Suggestions

4.5.1 Definition of Oscillation Stabilization Wait Time

Figure 4.13 shows the oscillation waveform (OSC2), system clock (ϕ), and microcomputer operating mode when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator.

As shown in figure 4.13, as the system clock oscillator is halted in standby mode, watch mode, and subactive mode, when a transition is made to active (high-speed/medium-speed) mode, the sum of the following two times (oscillation stabilization time and wait time) is required.

Rev. 4.00, 05/03, page 105 of 562

1. Oscillation stabilization time (t_{rc})

The time from the point at which the system clock oscillator oscillation waveform starts to change when an interrupt is generated, until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes.

2. Wait time

The time required for the CPU and peripheral functions to begin operating after the oscillation waveform frequency and system clock have stabilized.

The wait time setting is selected with standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in system control register 1 (SYSCR1)).




Figure 4.13 Oscillation Stabilization Wait Time

When standby mode, watch mode, or subactive mode is cleared by an interrupt or reset, and a transition is made to active (high-speed/medium-speed) mode, the oscillation waveform begins to change at the point at which the interrupt is accepted. Therefore, when an oscillator element is connected in standby mode, watch mode, or subactive mode, since the system clock oscillator is halted, the time from the point at which this oscillation waveform starts to change until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes—that is, the oscillation stabilization time—is required.

The oscillation stabilization time in the case of these state transitions is the same as the oscillation stabilization time at power-on (the time from the point at which the power supply voltage reaches the prescribed level until the oscillation stabilizes), specified by "oscillation stabilization time t_{rc} " in the AC characteristics.

Meanwhile, once the system clock has halted, a wait time of at least 8 states is necessary in order for the CPU and peripheral functions to operate normally.

Thus, the time required from interrupt generation until operation of the CPU and peripheral functions is the sum of the above described oscillation stabilization time and wait time. This total time is called the oscillation stabilization wait time, and is expressed by equation (1) below.

Oscillation stabilization wait time = oscillation stabilization time + wait time

 $= t_{rc} + (8 \text{ to } 16,384 \text{ states})$ (1)

Therefore, when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator, careful evaluation must be carried out on the installation circuit before deciding on the oscillation stabilization wait time. In particular, since the oscillation stabilization time is affected by installation circuit constants, stray capacitance, and so forth, suitable constants should be determined in consultation with the oscillator element manufacturer.

4.5.2 Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscillator Element)

When a microcomputer operates, the internal power supply potential fluctuates slightly in synchronization with the system clock. Depending on the individual crystal oscillator element characteristics, the oscillation waveform amplitude may not be sufficiently large immediately after the oscillation stabilization wait time, making the oscillation waveform susceptible to influence by fluctuations in the power supply potential. In this state, the oscillation waveform may be disrupted, leading to an unstable system clock and erroneous operation of the microcomputer.

If erroneous operation occurs, change the setting of standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in system control register 1 (SYSCR1)) to give a longer wait time.

For example, if erroneous operation occurs with a wait time setting of 16 states, check the operation with a wait time setting of 1,024 states or more.

If the same kind of erroneous operation occurs after a reset as after a state transition, hold the $\overline{\text{RES}}$ pin low for a longer period.

Rev. 4.00, 05/03, page 107 of 562

Renesas

Rev. 4.00, 05/03, page 108 of 562

Section 5 Power-Down Modes

5.1 Overview

The LSI has nine modes of operation after a reset. These include eight power-down modes, in which power dissipation is significantly reduced. Table 5.1 gives a summary of the nine operating modes.

Table 5.1Operating Modes

Operating Mode	Description
Active (high-speed) mode	The CPU and all on-chip peripheral functions are operable on the system clock in high-speed operation
Active (medium-speed) mode	The CPU and all on-chip peripheral functions are operable on the system clock in low-speed operation
Subactive mode	The CPU is operable on the subclock in low-speed operation
Sleep (high-speed) mode	The CPU halts. On-chip peripheral functions are operable on the system clock
Sleep (medium-speed) mode	The CPU halts. On-chip peripheral functions operate at a frequency of 1/128, 1/64, 1/32, or 1/16 of the system clock frequency
Subsleep mode	The CPU halts. The time-base function of timer A, timer C, timer F, timer G, SCI3, AEC, and LCD controller/driver are operable on the subclock
Watch mode	The CPU halts. The time-base function of timer A, timer F, AEC and LCD controller/driver are operable on the subclock
Standby mode	The CPU and all on-chip peripheral functions halt
Module standby mode	Individual on-chip peripheral functions specified by software enter standby mode and halt

Of these nine operating modes, all but the active (high-speed) mode are power-down modes. In this section the two active modes (high-speed and medium speed) will be referred to collectively as active mode.




Figure 5.1 shows the transitions among these operation modes. Table 5.2 indicates the internal states in each mode.

Mode Transition Conditions (1)

	LSON	MSON	SSBY	TMA3	DTON
*a	0	0	0	*	0
*b	0	1	0	*	0
*с	1	*	0	1	0
*d	0	*	1	0	0
*e	*	*	1	1	0
*f	0	0	0	*	1
*g	0	1	0	*	1
*h	0	1	1	1	1
*i	1	*	1	1	1
*j	0	0	1	1	1
				*: Do	on't care

Mode Transition Conditions (2)

	Interrupt Sources
*1	Timer A, Timer F, Timer G interrupt, IRQ0 interrupt,
	WKP7 to WKP0 interrupts
*2	Timer A, Timer C, Timer F, Timer G, SCI3 interrupt, IRQ4, IRQ3, IRQ1 and IRQ0 interrupts, IRQAEC, WKP7 to WKP0 interrupts, AEC
*3	All interrupts
*4	IRQ1 or IRQ0 interrupt, WKP7 to WKP0 interrupts

Notes: 1. A transition between different modes cannot be made to occur simply because an interrupt request is generated. Make sure that interrupt handling is performed after the interrupt is accepted.

2. Details on the mode transition conditions are given in the explanations of each mode, in sections 5.2 to 5.8.

Figure 5.1 Mode Transition Diagram

Rev. 4.00, 05/03, page 110 of 562

	Active Mode Sleep Mode		Mode						
		High-	Medium-	High-	Medium-	Watch	Subactive	Subsleep	Standby
Function		Speed	Speed	Speed	Speed	Mode	Mode	Mode	Mode
System clo	ck oscillator	Functions	Functions	Functions	Functions	Halted	Halted	Halted	Halted
Subclock of	scillator	Functions	Functions	Functions	Functions	Functions	Functions	Functions	Functions
CPU	Instructions	Functions	Functions	Halted	Halted	Halted	Functions	Halted	Halted
operations	RAM	_		Retained	Retained	Retained	_	Retained	Retained
	Registers	_							
	I/O ports	_							Retained ^{*1}
External	IRQ ₀	Functions	Functions	Functions	Functions	Functions	Functions	Functions	Functions
interrupts	IRQ ₁	_				Retained*6	-		
	IRQAEC	_							Retained ^{*6}
	IRQ ₃	_							
	IRQ ₄	_							
	WKP ₀	Functions	Functions	Functions	Functions	Functions	Functions	Functions	Functions
	WKP ₁	_							
	WKP ₂	_							
	WKP ₃	_							
	WKP ₄	_							
	WKP ₅	_							
	WKP ₆	_							
	WKP ₇	_							
Peripheral	Timer A	Functions	Functions	Functions	Functions	Functions ^{*5}	Functions ^{*5}	Functions ^{*5}	Retained
functions	Asynchronous	-				Functions*8	Functions	Functions	Functions*8
	event counter	_							
	Timer C					Retained	Functions/	Functions/	Retained
		_					Retained ^{*2}	Retained*2	-
	WDT						Functions/	Retained	
	·	-					Retained*7		
	Timer F					Functions/	Functions/	Functions/	Retained
	Timer G	-				Retained*9	Retained*9	Retained*9	
	SCI3					Reset	Functions/ Retained ^{*3}	Functions/ Retained ^{*3}	Reset
	PWM	-				Potoinod			Potoinad
	-	-				Retained	Retained	Retained	Retained
	A/D converter	-				Retained	Retained	Retained	Retained
	LCD					Functions/ Retained ^{*4}	Functions/ Retained ^{*4}	Functions/ Retained ^{*4}	Retained

Table 5.2 Internal State in Each Operating Mode

Notes: *1 Register contents are retained, but output is high-impedance state. Port 5 of the HD64F38024 retains the previous pin state.

- *2 Functions if an external clock or the $\phi_W/4$ internal clock is selected; otherwise halted and retained.
- *3 Functions if $\phi_W/2$ is selected as the internal clock; otherwise halted and retained.
- *4 Functions if ϕ_W , $\phi_W/2$ or $\phi_W/4$ is selected as the operating clock; otherwise halted and retained.
- *5 Functions if the timekeeping time-base function is selected.
- *6 External interrupt requests are ignored. Interrupt request register contents are not altered.
- *7 Functions if $\phi_W/32$ is selected as the internal clock; otherwise halted and retained.
- *8 Incrementing is possible, but interrupt generation is not.
- *9 Functions if $\phi_W/4$ is selected as the internal clock; otherwise halted and retained.

5.1.1 System Control Registers

The operation mode is selected using the system control registers described in table 5.3.

Table 5.3 System Control Registers

Name	Abbreviation	R/W	Initial Value	Address
System control register 1	SYSCR1	R/W	H'07	H'FFF0
System control register 2	SYSCR2	R/W	H'F0	H'FFF1

1. System control register 1 (SYSCR1)

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	LSON	—	MA1	MA0
Initial value	0	0	0	0	0	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W		R/W	R/W

SYSCR1 is an 8-bit read/write register for control of the power-down modes.

Upon reset, SYSCR1 is initialized to H'07.

Bit 7: Software standby (SSBY)

This bit designates transition to standby mode or watch mode.

Bit 7 SSBY	Description
0	• When a SLEEP instruction is executed in active mode, (initial value) a transition is made to sleep mode
	When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode
1	When a SLEEP instruction is executed in active mode, a transition is made to standby mode or watch mode
	 When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode

Bits 6 to 4: Standby timer select 2 to 0 (STS2 to STS0)

These bits designate the time the CPU and peripheral modules wait for stable clock operation after exiting from standby mode or watch mode to active mode due to an interrupt. The designation should be made according to the operating frequency so that the waiting time is at least equal to the oscillation stabilization time.

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Wait time = 8,192 states	(initial value)
0	0	1	Wait time = 16,384 states	
0	1	0	Wait time = 1,024 states	
0	1	1	Wait time = 2,048 states	
1	0	0	Wait time = 4,096 states	
1	0	1	Wait time = 2 states	(External clock mode)
1	1	0	Wait time = 8 states	
1	1	1	Wait time = 16 states	

Note: In the case that external clock is input, set up the "Standby timer select" selection to External clock mode before Mode Transition. Also, do not set up to external clock mode, in the case that it does not use external clock.

Bit 3: Low speed on flag (LSON)

This bit chooses the system clock (ϕ) or subclock (ϕ_{SUB}) as the CPU operating clock when watch mode is cleared. The resulting operation mode depends on the combination of other control bits and interrupt input.

Bit 3		
LSON	Description	
0	The CPU operates on the system clock (ϕ)	(initial value)
1	The CPU operates on the subclock (ϕ_{SUB})	

Bit 2: Reserved bit

Bit 2 is reserved: it is always read as 1 and cannot be modified.

Renesas

Bits 1 and 0: Active (medium-speed) mode clock select (MA1, MA0)

Bits 1 and 0 choose $\phi_{osc}/128$, $\phi_{osc}/64$, $\phi_{osc}/32$, or $\phi_{osc}/16$ as the operating clock in active (medium-speed) mode and sleep (medium-speed) mode. MA1 and MA0 should be written in active (high-speed) mode or subactive mode.

Bit 1	Bit 0		
MA1	MA0	Description	
0	0	φ _{osc} /16	
0	1	φ _{osc} /32	
1	0	φ _{osc} /64	
1	1	φ _{osc} /128	(initial value)

2. System control register 2 (SYSCR2)

Bit	7	6	5	4	3	2	1	0
			_	NESEL	DTON	MSON	SA1	SA0
Initial value	1	1	1	1	0	0	0	0
Read/Write	_		—	R/W	R/W	R/W	R/W	R/W

SYSCR2 is an 8-bit read/write register for power-down mode control.

Bits 7 to 5: Reserved bits

These bits are reserved; they are always read as 1, and cannot be modified.

Bit 4: Noise elimination sampling frequency select (NESEL)

This bit selects the frequency at which the watch clock signal (ϕ_W) generated by the subclock pulse generator is sampled, in relation to the oscillator clock (ϕ_{OSC}) generated by the system clock pulse generator. When $\phi_{OSC} = 2$ to 16 MHz, clear NESEL to 0.

Bit 4		
NESEL	Description	
0	Sampling rate is $\phi_{OSC}/16$	
1	Sampling rate is $\phi_{OSC}/4$	(initial value)

Renesas

Bit 3: Direct transfer on flag (DTON)

This bit designates whether or not to make direct transitions among active (high-speed), active (medium-speed) and subactive mode when a SLEEP instruction is executed. The mode to which the transition is made after the SLEEP instruction is executed depends on a combination of other control bits.

Bit 3	Description							
DTON	Description							
0	• When a SLEEP instruction is executed in active mode, (initial value) a transition is made to standby mode, watch mode, or sleep mode							
	When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode or subsleep mode							
1	 When a SLEEP instruction is executed in active (high-speed) mode, a direct transition is made to active (medium-speed) mode if SSBY = 0, MSON = 1, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1 When a SLEEP instruction is executed in active (medium-speed) mode, a direct transition is made to active (high-speed) mode if SSBY = 0, MSON = 0, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 0, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1 When a SLEEP instruction is executed in subactive mode a direct transition is made to active (high-speed) mode if SSBY = 0, MSON = 0, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1 							
	 When a SLEEP instruction is executed in subactive mode, a direct transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 1 							

Bit 2: Medium speed on flag (MSON)

After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode.

Bit 2 MSON	Description				
0	Operation in active (high-speed) mode	(initial value)			
1	Operation in active (medium-speed) mode				

Bits 1 and 0: Subactive mode clock select (SA1, SA0)

These bits select the CPU clock rate ($\phi_W/2$, $\phi_W/4$, or $\phi_W/8$) in subactive mode. SA1 and SA0 cannot be modified in subactive mode.

Bit 1 SA1	Bit 0 SA0	Description	
0	0	φ _W /8	(initial value)
0	1	φ _W /4	
1	*	φ _W /2	

*: Don't care

5.2 Sleep Mode

5.2.1 Transition to Sleep Mode

1. Transition to sleep (high-speed) mode

The system goes from active mode to sleep (high-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON and DTON bits in SYSCR2 are cleared to 0. In sleep mode CPU operation is halted but the on-chip peripheral functions. CPU register contents are retained.

2. Transition to sleep (medium-speed) mode

The system goes from active mode to sleep (medium-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is cleared to 0. In sleep (medium-speed) mode, as in sleep (high-speed) mode, CPU operation is halted but the on-chip peripheral functions are operational. The clock frequency in sleep (medium-speed) mode is determined by the MA1 and MA0 bits in SYSCR1. CPU register contents are retained.

Furthermore, it sometimes acts with half state early timing at the time of transition to sleep (medium-speed) mode.

5.2.2 Clearing Sleep Mode

Sleep mode is cleared by any interrupt (timer A, timer C, timer F, timer G, asynchronous event counter, IRQAEC, IRQ₄, IRQ₃, IRQ₁, IRQ₀, WKP₇ to WKP₀, SCI3, A/D converter), or by input at the RES pin.

• Clearing by interrupt

When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. A transition is made from sleep (high-speed) mode to active (high-speed) mode, or from sleep (medium-speed) mode to active (medium-speed) mode. Sleep mode is not cleared if the I bit of the condition code register (CCR) is set to 1 or the particular interrupt is disabled in the interrupt enable register.

To synchronize the interrupt request signal with the system clock, up to $2/\phi(s)$ delay may occur after the interrupt request signal occurrence, before the interrupt exception handling start.

• Clearing by RES input

When the $\overline{\text{RES}}$ pin goes low, the CPU goes into the reset state and sleep mode is cleared.

Renesas

5.2.3 Clock Frequency in Sleep (Medium-Speed) Mode

Operation in sleep (medium-speed) mode is clocked at the frequency designated by the MA1 and MA0 bits in SYSCR1.

5.3 Standby Mode

5.3.1 Transition to Standby Mode

The system goes from active mode to standby mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and bit TMA3 in TMA is cleared to 0. In standby mode the clock pulse generator stops, so the CPU and on-chip peripheral modules stop functioning, but as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be further retained down to a minimum RAM data retention voltage. The I/O ports go to the high-impedance state. Port 5 of the HD64F38024 retains the previous pin state.

5.3.2 Clearing Standby Mode

Standby mode is cleared by an interrupt (IRQ₁ or IRQ₀), WKP₇ to WKP₀ or by input at the $\overline{\text{RES}}$ pin.

• Clearing by interrupt

When an interrupt is requested, the system clock pulse generator starts. After the time set in bits STS2 to STS0 in SYSCR1 has elapsed, a stable system clock signal is supplied to the entire chip, standby mode is cleared, and interrupt exception handling starts. Operation resumes in active (high-speed) mode if MSON = 0 in SYSCR2, or active (medium-speed) mode if MSON = 1. Standby mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

• Clearing by RES input

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. After the pulse generator output has stabilized, if the $\overline{\text{RES}}$ pin is driven high, the CPU starts reset exception handling. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin should be kept at the low level until the pulse generator output stabilizes.



5.3.3 Oscillator Stabilization Time after Standby Mode is Cleared

Bits STS2 to STS0 in SYSCR1 should be set as follows.

• When a oscillator is used

The table below gives settings for various operating frequencies. Set bits STS2 to STS0 for a wait time at least as long as the oscillation stabilization time.

STS2	STS1	STS0	Wait Time	5 MHz	2 MHz
0	0	0	8,192 states	1.638	4.1
0	0	1	16,384 states	3.277	8.2
0	1	0	1,024 states	0.205	0.512
0	1	1	2,048 states	0.410	1.024
1	0	0	4,096 states	0.819	2.048
1	0	1	2 states (Use prohibited)	0.0004	0.001
1	1	0	8 states	0.002	0.004
1	1	1	16 states	0.003	0.008

 Table 5.4
 Clock Frequency and Stabilization Time (times are in ms)

• When an external clock is used

STS2 = 1, STS1 = 0, and STS0 = 1 should be set. Other values possible use, but CPU sometimes will start operation before wait time completion.

5.3.4 Standby Mode Transition and Pin States

When a SLEEP instruction is executed in active (high-speed) mode or active (medium-speed) mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, and bit TMA3 is cleared to 0 in TMA, a transition is made to standby mode. At the same time, pins go to the high-impedance state (except pins for which the pull-up MOS is designated as on). Port 5 of the HD64F38024 retains the previous pin state. Figure 5.2 shows the timing in this case.




Figure 5.2 Standby Mode Transition and Pin States

5.3.5 Notes on External Input Signal Changes before/after Standby Mode

- When external input signal changes before/after standby mode or watch mode
 When an external input signal such as IRQ, WKP, or IRQAEC is input, both the high- and
 low-level widths of the signal must be at least two cycles of system clock \$\phi\$ or subclock \$\phi_{SUB}\$
 (referred to together in this section as the internal clock). As the internal clock stops in
 standby mode and watch mode, the width of external input signals requires careful attention
 when a transition is made via these operating modes. Ensure that external input signals
 conform to the conditions stated in 3, Recommended timing of external input signals, below
- 2. When external input signals cannot be captured because internal clock stops The case of falling edge capture is illustrated in figure 5.3.

As shown in the case marked "Capture not possible," when an external input signal falls immediately after a transition to active (high-speed or medium-speed) mode or subactive mode, after oscillation is started by an interrupt via a different signal, the external input signal cannot be captured if the high-level width at that point is less than 2 t_{cvc} or 2 t_{subcvc}.

3. Recommended timing of external input signals

To ensure dependable capture of an external input signal, high- and low-level signal widths of at least 2 t_{cyc} or 2 t_{subcyc} are necessary before a transition is made to standby mode or watch mode, as shown in "Capture possible: case 1."

External input signal capture is also possible with the timing shown in "Capture possible: case 2" and "Capture possible: case 3," in which a 2 t_{cvc} or 2 t_{subcvc} level width is secured.




Figure 5.3 External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode

4. Input pins to which these notes apply: \overline{IRQ}_4 , \overline{IRQ}_3 , \overline{IRQ}_1 , \overline{IRQ}_0 , \overline{WKP}_7 to \overline{WKP}_0 , IRQAEC, TMIC, TMIF, TMIG, \overline{ADTRG} .

5.4 Watch Mode

5.4.1 Transition to Watch Mode

The system goes from active or subactive mode to watch mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and bit TMA3 in TMA is set to 1.

In watch mode, operation of on-chip peripheral modules is halted except for timer A, timer F, timer G, AEC and the LCD controller/driver (for which operation or halting can be set) is halted. As long as a minimum required voltage is applied, the contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral modules, are retained. I/O ports keep the same states as before the transition.

5.4.2 Clearing Watch Mode

Watch mode is cleared by an interrupt (timer A, timer F, timer G, IRQ0, or WKP7 to WKP0) or by input at the $\overline{\text{RES}}$ pin.

• Clearing by interrupt

When watch mode is cleared by interrupt, the mode to which a transition is made depends on the settings of LSON in SYSCR1 and MSON in SYSCR2. If both LSON and MSON are cleared to 0, transition is to active (high-speed) mode; if LSON = 0 and MSON = 1, transition is to active (medium-speed) mode; if LSON = 1, transition is to subactive mode. When the transition is to active mode, after the time set in SYSCR1 bits STS2 to STS0 has elapsed, a stable clock signal is supplied to the entire chip, watch mode is cleared, and interrupt exception handling starts. Watch mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

• Clearing by $\overline{\text{RES}}$ input

Clearing by $\overline{\text{RES}}$ pin is the same as for standby mode; see 2. Clearing by $\overline{\text{RES}}$ pin in section 5.3.2, Clearing Standby Mode.

5.4.3 Oscillator StabilizationTime after Watch Mode is Cleared

The wait time is the same as for standby mode; see section 5.3.3, Oscillator Stabilization Time after Standby Mode is Cleared.

5.4.4 Notes on External Input Signal Changes before/after Watch Mode

See section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.

Rev. 4.00, 05/03, page 123 of 562

Renesas

5.5 Subsleep Mode

5.5.1 Transition to Subsleep Mode

The system goes from subactive mode to subsleep mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is cleared to 0, LSON bit in SYSCR1 is set to 1, and TMA3 bit in TMA is set to 1. In subsleep mode, operation of on-chip peripheral modules other than the A/D converter and PWM is in active state. As long as a minimum required voltage is applied, the contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states as before the transition.

5.5.2 Clearing Subsleep Mode

Subsleep mode is cleared by an interrupt (timer A, timer C, timer F, timer G, asynchronous event counter, SCI3, IRQAEC, IRQ₄, IRQ₃, IRQ₁, IRQ₀, WKP₇ to WKP₀) or by a low input at the $\overline{\text{RES}}$ pin.

• Clearing by interrupt

When an interrupt is requested, subsleep mode is cleared and interrupt exception handling starts. Subsleep mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

To synchronize the interrupt request signal with the subclock, up to $2/\phi_{SUB}(s)$ delay may occur after the interrupt request signal occurrence, before the interrupt exception handling start.

• Clearing by RES input

Clearing by $\overline{\text{RES}}$ pin is the same as for standby mode; see Clearing by $\overline{\text{RES}}$ pin in section 5.3.2, Clearing Standby Mode.

5.6 Subactive Mode

5.6.1 Transition to Subactive Mode

Subactive mode is entered from watch mode if a timer A, timer F, timer G, IRQ₀, or WKP₇ to WKP₀ interrupt is requested while the LSON bit in SYSCR1 is set to 1. From subsleep mode, subactive mode is entered if a timer A, timer C, timer F, timer G, asynchronous event counter, SCI3, IRQAEC, IRQ₄, IRQ₃, IRQ₁, IRQ₀, or WKP₇ to WKP₀ interrupt is requested. A transition to subactive mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

5.6.2 Clearing Subactive Mode

Subactive mode is cleared by a SLEEP instruction or by a low input at the $\overline{\text{RES}}$ pin.

• Clearing by SLEEP instruction

If a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and TMA3 bit in TMA is set to 1, subactive mode is cleared and watch mode is entered. If a SLEEP instruction is executed while SSBY = 0 and LSON = 1 in SYSCR1 and TMA3 = 1 in TMA, subsleep mode is entered. Direct transfer to active mode is also possible; see section 5.8, Direct Transfer, below.

• Clearing by RES pin

Clearing by $\overline{\text{RES}}$ pin is the same as for standby mode; see Clearing by $\overline{\text{RES}}$ pin in section 5.3.2, Clearing Standby Mode.

5.6.3 Operating Frequency in Subactive Mode

The operating frequency in subactive mode is set in bits SA1 and SA0 in SYSCR2. The choices are $\phi_W/2$, $\phi_W/4$, and $\phi_W/8$.

5.7 Active (Medium-Speed) Mode

5.7.1 Transition to Active (Medium-Speed) Mode

If the MSON bit in SYSCR2 is set to 1 while the LSON bit in SYSCR1 is cleared to 0, a transition to active (medium-speed) mode results from IRQ_0 , IRQ_1 or WKP_7 to WKP_0 interrupts in standby mode, timer A, timer F, timer G, IRQ_0 , or WKP_7 to WKP_0 interrupts in watch mode, or any interrupt in sleep mode. A transition to active (medium-speed) mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. Furthermore, it sometimes acts with half state early timing at the time of transition to active (medium-speed) mode.

5.7.2 Clearing Active (Medium-Speed) Mode

Active (medium-speed) mode is cleared by a SLEEP instruction.

• Clearing by SLEEP instruction

A transition to standby mode takes place if the SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and the TMA3 bit in TMA is cleared to 0. The system goes to watch mode if the SSBY bit in SYSCR1 is set to 1 and bit TMA3 in TMA is set to 1 when a SLEEP instruction is executed.

When both SSBY and LSON are cleared to 0 in SYSCR1 and a SLEEP instruction is executed, sleep mode is entered. Direct transfer to active (high-speed) mode or to subactive mode is also possible. See section 5.8, Direct Transfer, below for details.

• Clearing by $\overline{\text{RES}}$ pin

When the $\overline{\text{RES}}$ pin is driven low, a transition is made to the reset state and active (medium-speed) mode is cleared.

5.7.3 Operating Frequency in Active (Medium-Speed) Mode

Operation in active (medium-speed) mode is clocked at the frequency designated by the MA1 and MA0 bits in SYSCR1.

5.8 Direct Transfer

5.8.1 Overview of Direct Transfer

The CPU can execute programs in three modes: active (high-speed) mode, active (medium-speed) mode, and subactive mode. A direct transfer is a transition among these three modes without the stopping of program execution. A direct transfer can be made by executing a SLEEP instruction while the DTON bit in SYSCR2 is set to 1. After the mode transition, direct transfer interrupt exception handling starts.

If the direct transfer interrupt is disabled in interrupt enable register 2 (IENR2), a transition is made instead to sleep mode or watch mode. Note that if a direct transition is attempted while the I bit in CCR is set to 1, sleep mode or watch mode will be entered, and it will be impossible to clear the resulting mode by means of an interrupt.

- Direct transfer from active (high-speed) mode to active (medium-speed) mode When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (medium-speed) mode via sleep mode.
- Direct transfer from active (medium-speed) mode to active (high-speed) mode When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode via sleep mode.
- Direct transfer from active (high-speed) mode to subactive mode When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode.
- Direct transfer from subactive mode to active (high-speed) mode When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is cleared to 0, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (high-speed) mode via watch mode after the waiting time set in SYSCR1 bits STS2 to STS0 has elapsed.
- Direct transfer from active (medium-speed) mode to subactive mode When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode.

Renesas

• Direct transfer from subactive mode to active (medium-speed) mode When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (medium-speed) mode via watch mode after the waiting time set in SYSCR1 bits STS2 to STS0 has elapsed.

5.8.2 Direct Transition Times

1. Time for direct transition from active (high-speed) mode to active (medium-speed) mode

A direct transition from active (high-speed) mode to active (medium-speed) mode is performed by executing a SLEEP instruction in active (high-speed) mode while bits SSBY and LSON are both cleared to 0 in SYSCR1, and bits MSON and DTON are both set to 1 in SYSCR2. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (1) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } × (tcyc before transition) + (number of interrupt exception handling execution states) × (tcyc after transition)

......(1)

Example: Direct transition time = $(2 + 1) \times 2 \text{tosc} + 14 \times 16 \text{tosc} = 230 \text{tosc}$ (when $\phi/8$ is selected as the CPU operating clock)

Notation:

tosc: OSC clock cycle time tcyc: System clock (φ) cycle time

2. Time for direct transition from active (medium-speed) mode to active (high-speed) mode

A direct transition from active (medium-speed) mode to active (high-speed) mode is performed by executing a SLEEP instruction in active (medium-speed) mode while bits SSBY and LSON are both cleared to 0 in SYSCR1, and bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (2) below.

```
Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal
processing states) } × (tcyc before transition) + (number of interrupt
exception handling execution states) × (tcyc after transition)
```

Example: Direct transition time = $(2 + 1) \times 16$ tosc + 14×2 tosc = 76tosc (when $\phi/8$ is selected as the CPU operating clock)

Notation:

tosc: OSC clock cycle time tcyc: System clock (φ) cycle time

3. Time for direct transition from subactive mode to active (high-speed) mode

A direct transition from subactive mode to active (high-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (3) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal
processing states) $\} \times ($ tsubcyc before transition $) + \{$ (wait time set in
STS2 to STS0) + (number of interrupt exception handling execution
states) $\} \times (tcyc after transition)$ (3)

Example: Direct transition time = $(2 + 1) \times 8$ tw + $(8192 + 14) \times 2$ tosc = 24tw + 16412tosc (when $\frac{\phi}{8}$ is selected as the CPU operating clock, and wait time = 8192 states)

Notation:

tosc: OSC clock cycle time

tw: Watch clock cycle time

tcyc: System clock (ϕ) cycle time

tsubcyc: Subclock (ϕ_{SUB}) cycle time

4. Time for direct transition from subactive mode to active (medium-speed) mode

A direct transition from subactive mode to active (medium-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bits MSON and DTON are both set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (4) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal	
processing states) } × (tsubcyc before transition) + { (wait time set in	
STS2 to STS0) + (number of interrupt exception handling execution	
states) $\} \times (tcyc after transition)$ (4	I)

Example: Direct transition time = $(2 + 1) \times 8$ tw + $(8192 + 14) \times 16$ tosc = 24tw + 131296tosc (when $\frac{\varphi}{8}$ or $\frac{\varphi}{8}$ is selected as the CPU operating clock, and wait time = 8192 states)

Notation:

tosc:	OSC clock cycle time
-------	----------------------

- tw: Watch clock cycle time
- tcyc: System clock (ϕ) cycle time
- tsubcyc: Subclock (ϕ_{SUB}) cycle time

5.8.3 Notes on External Input Signal Changes before/after Direct Transition

- Direct transition from active (high-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from active (medium-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (high-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (medium-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.

5.9 Module Standby Mode

5.9.1 Setting Module Standby Mode

Module standby mode is set for individual peripheral functions. All the on-chip peripheral modules can be placed in module standby mode. When a module enters module standby mode, the system clock supply to the module is stopped and operation of the module halts. This state is identical to standby mode.

Module standby mode is set for a particular module by setting the corresponding bit to 0 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)

5.9.2 Clearing Module Standby Mode

Module standby mode is cleared for a particular module by setting the corresponding bit to 1 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)

Following a reset, clock stop register 1 (CKSTPR1) and clock stop register 2 (CKSTPR2) are both initialized to H'FF.

Register Name	Bit Name		Operation
CKSTPR1	TACKSTP 1		Timer A module standby mode is cleared
		0	Timer A is set to module standby mode
	TCCKSTP	1	Timer C module standby mode is cleared
		0	Timer C is set to module standby mode
	TFCKSTP	1	Timer F module standby mode is cleared
		0	Timer F is set to module standby mode
	TGCKSTP	1	Timer G module standby mode is cleared
		0	Timer G is set to module standby mode
	ADCKSTP	1	A/D converter module standby mode is cleared
		0	A/D converter is set to module standby mode
	S32CKSTP	1	SCI3 module standby mode is cleared
		0	SCI3 is set to module standby mode

 Table 5.5
 Setting and Clearing Module Standby Mode by Clock Stop Register

Register Name	Bit Name		Operation
CKSTPR2	LDCKSTP 1		LCD module standby mode is cleared
		0	LCD is set to module standby mode
	PW1CKSTP	1	PWM1 module standby mode is cleared
		0	PWM1 is set to module standby mode
	WDCKSTP	1	Watchdog timer module standby mode is cleared
		0	Watchdog timer is set to module standby mode
	AECKSTP	1	Asynchronous event counter module standby mode is cleared
		0	Asynchronous event counter is set to module standby mode
	PW2CKSTP	1	PWM2 module standby mode is cleared
		0	PWM2 is set to module standby mode


Note: For details of module operation, see the sections on the individual modules.

Section 6 ROM

6.1 Overview

The H8/38024 and H8/38024S have 32 kbytes of on-chip mask ROM, the H8/38023 and H8/38023S have 24 kbytes, the H8/38022 and H8/38022S have 16 kbytes, the H8/38021 and H8/38021S have 12 kbytes, and the H8/38020 and H8/38020S have 8 kbytes. The ROM is connected to the CPU by a 16-bit data bus, allowing high-speed two-state access for both byte data and word data. The H8/38024 has a ZTAT version and F-ZTAT version with 32-kbyte PROM and flash memory.

6.1.1 Block Diagram






Figure 6.1 ROM Block Diagram (H8/38024)

6.2 H8/38024 PROM Mode

6.2.1 Setting to PROM Mode

If the on-chip ROM is PROM, setting the chip to PROM mode stops operation as a microcontroller and allows the PROM to be programmed in the same way as the standard HN27C101 EPROM. However, page programming is not supported. Table 6.1 shows how to set the chip to PROM mode.

Pin Name	Setting
TEST	High level
PB ₀ /AN ₀	Low level
PB ₁ /AN ₁	_
PB ₂ /AN ₂	High level

Table 6.1Setting to PROM Mode

6.2.2 Socket Adapter Pin Arrangement and Memory Map

A standard PROM programmer can be used to program the PROM. A socket adapter is required for conversion to 32 pins.

Figure 6.2 shows the pin-to-pin wiring of the socket adapter. Figure 6.3 shows a memory map.

H8/38024

EPROM socket

FP-80A, TFP-80C	FP-80B	Pin	P	in HN27C101 (32-pin
12	14	RES	VP	PP 1
21	23	P60	EC	Do 13
22	24	P61	EC	D1 14
23	25	P62	EC	D2 15
24	26	P63	EC	D3 17
25	27	P64	EC	D4 18
26	28	P65	EC	D₅ 19
27	29	P66	EC	D6 20
28	30	P67	EC	D7 21
69	71	P40	———— E <i>l</i>	Ao 12
70	72	P41	———— E <i>l</i>	A1 11
63	65	P32	———— E/	A2 10
64	66	P33	———— E/	A ₃ 9
65	67	P34	———— E/	A4 8
66	68	P3₅	———— E <i>l</i>	A5 7
67	69	P36	———— E <i>l</i>	A ₆ 6
68	70	P37	———— E <i>l</i>	A7 5
29	31	P70	———— E <i>A</i>	A8 27
72	74	P43	———— E <i>A</i>	A9 26
31	33	P72	———— E/	A10 23
32	34	P73	———— E <i>A</i>	A11 25
33	35	P74	———— E <i>A</i>	A12 4
34	36	P75	———— E <i>A</i>	A13 28
35	37	P76	———— E <i>A</i>	A14 29
57	59	P93	——————————————————————————————————————	A15 3
58	60	P94	——————————————————————————————————————	A16 2
36	38	P77	CE	22
30	32	P71		Ē 24
56	58	P92	PC	GM 31
52	54	Vcc	Vo	c 32
1	3	AVcc		
11	13	TEST		
75	77	PB ₂		
54	56	P90		
55	57	P91		
59	61	P95		
53	55	Vss		
8	10	Vss = AVss	Vs	s 16
6	8	X1		
73	75	PB ₀		
74	76	PB1		






Figure 6.3 H8/38024 Memory Map in PROM Mode

6.3 H8/38024 Programming

The write, verify, and other modes are selected as shown in table 6.2 in H8/38024 PROM mode.

	Pins							
Mode	CE	ŌĒ	PGM	V_{PP}	Vcc	EO ₇ to EO ₀	EA ₁₆ to EA ₀	
Write	L	Н	L	V_{PP}	Vcc	Data input	Address input	
Verify	L	L	Н	V_{PP}	Vcc	Data output	Address input	
Programming	L	L	L	V_{PP}	V _{CC}	High impedance	Address input	
disabled	L	Н	Н					
	Н	L	L					
	Н	Н	Н	_				
Notation								
I · I ow lev	ല							

Table 6.2Mode Selection in PROM Mode (H8/38024)

L: Low level

H: High level

 $V_{PP}: \quad V_{PP} \text{ level}$

V_{CC}: V_{CC} level

The specifications for writing and reading are identical to those for the standard HN27C101 EPROM. However, page programming is not supported, and so page programming mode must not be set. A PROM programmer that only supports page programming mode cannot be used. When selecting a PROM programmer, ensure that it supports high-speed, high-reliability byte-by-byte programming. Also, be sure to specify addresses from H'0000 to H'7FFF.

6.3.1 Writing and Verifying

An efficient, high-speed, high-reliability method is available for writing and verifying the PROM data. This method achieves high speed without voltage stress on the device and without lowering the reliability of written data. The basic flow of this high-speed, high-reliability programming method is shown in figure 6.4.




Figure 6.4 High-Speed, High-Reliability Programming Flow Chart

Tables 6.3 and 6.4 give the electrical characteristics in programming mode.

Table 6.3DC Characteristics

Conditions: $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

ltem		Symbol	Min	Тур	Max	Unit	Test Condition
Input high-level voltage	EO_7 to EO_0 , EA_{16} to EA_0 , \overline{OE} , \overline{CE} , \overline{PGM}	V _{IH}	2.4	_	V _{CC} + 0.3	V	
Input low- level voltage	$\begin{array}{c} EO_7 \text{ to } EO_0, \\ EA_{16} \text{ to } EA_0, \\ \overline{OE}, \ \overline{CE}, \ \overline{PGM} \end{array}$	VIL	-0.3	_	0.8	V	
Output high-level voltage	EO ₇ to EO ₀	V _{OH}	2.4		—	V	I _{OH} = -200 μA
Output low-level voltage	EO ₇ to EO ₀	V _{OL}	_		0.45	V	I _{OL} = 0.8 mA
Input leakage current	$\begin{array}{c} EO_7 \text{ to } EO_0, \\ EA_{16} \text{ to } EA_0, \\ \overline{OE}, \ \overline{CE}, \ \overline{PGM} \end{array}$	I _{LI}	_		2	μA	V _{in} = 5.25 V/ 0.5 V
V _{CC} current		Icc	—	_	40	mA	
V _{PP} current		IPP	—		40	mA	

Table 6.4AC Characteristics

Conditions:	$V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$	$V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}.$	$T_a = 25^{\circ}C \pm 5^{\circ}C$
-------------	---	--	------------------------------------

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Address setup time	t _{AS}	2	_	_	μs	Figure 6.5 ^{*1}
OE setup time	t _{OES}	2	_	_	μs	
Data setup time	t _{DS}	2	_	_	μs	
Address hold time	t _{AH}	0	_	—	μs	
Data hold time	t _{DH}	2	_	_	μs	
Data output disable time	t _{DF} *2		_	130	ns	
V _{PP} setup time	t _{VPS}	2	_	_	μs	
Programming pulse width	t _{PW}	0.19	0.20	0.21	ms	
PGM pulse width for overwrite programming	t _{OPW} *3	0.19	—	5.25	ms	
CE setup time	t _{CES}	2	_	_	μs	
V _{CC} setup time	t _{VCS}	2	_	_	μs	
Data output delay time	t _{OE}	0	_	200	ns	

Notes: *1 Input pulse level: 0.45 V to 2.4 V

Input rise time/fall time \leq 20 ns

Timing reference levels Input: 0.8 V, 2.0 V

Output: 0.8 V, 2.0 V

- *2 t_{DF} is defined at the point at which the output is floating and the output level cannot be read.
- *3 t_{OPW} is defined by the value given in figure 6.4, High-Speed, High-Reliability Programming Flow Chart.

Figure 6.5 shows a PROM write/verify timing diagram.




Figure 6.5 PROM Write/Verify Timing

6.3.2 Programming Precautions

• Use the specified programming voltage and timing.

The programming voltage in PROM mode (V_{PP}) is 12.5 V. Use of a higher voltage can permanently damage the chip. Be especially careful with respect to PROM programmer overshoot.

Setting the PROM programmer to Renesas specifications for the HN27C101 will result in correct V_{PP} of 12.5 V.

- Make sure the index marks on the PROM programmer socket, socket adapter, and chip are properly aligned. If they are not, the chip may be destroyed by excessive current flow. Before programming, be sure that the chip is properly mounted in the PROM programmer.
- Avoid touching the socket adapter or chip while programming, since this may cause contact faults and write errors.
- Take care when setting the programming mode, as page programming is not supported.
- When programming with a PROM programmer, be sure to specify addresses from H'0000 to H'7FFF. If programming is inadvertently performed from H'8000 onward, it may not be possible to continue PROM programming and verification. When programming, H'FF should be set as the data in address area H'8000 to H'1FFFF.

6.4 Reliability of Programmed Data

A highly effective way to improve data retention characteristics is to bake the programmed chips at 150°C, then screen them for data errors. This procedure quickly eliminates chips with PROM memory cells prone to early failure.

Figure 6.6 shows the recommended screening procedure.




Figure 6.6 Recommended Screening Procedure

If a series of programming errors occurs while the same PROM programmer is in use, stop programming and check the PROM programmer and socket adapter for defects. Please inform Renesas Technology of any abnormal conditions noted during or after programming or in screening of program data after high-temperature baking.

6.5 Flash Memory Overview

6.5.1 Features

The features of the 32-kbyte flash memory built into HD64F38024 and HD64F38024R are summarized below.

- Programming/erase methods
 - The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory is configured as follows: 1 kbyte × 4 blocks, 28 kbytes × 1 block. To erase the entire flash memory, each block must be erased in turn.
- Reprogramming capability
 - The HD64F38024R can be reprogrammed up to 1,000 times and the HD64F38024 up to 100 times.
- On-board programming
 - On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user program mode, individual blocks can be erased or programmed.
- Programmer mode
 - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
 - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.
- Programming/erasing protection
 - Sets software protection against flash memory programming/erasing.
- Power-down mode
 - The power supply circuit is partly halted in the subactive mode and can be read in the power-down mode.




Figure 6.7 Block Diagram of Flash Memory

6.5.3 Block Configuration

Figure 6.8 shows the block configuration of 32-kbyte flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The flash memory is divided into 1 kbyte \times 4 blocks and 28 kbytes \times 1 block. Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.

	H'0000	H'0001	H'0002	← Programming unit: 128 bytes →	H'007F
Erase unit	H'0080	H'0081	H'0082		H'00FF
1 kbyte					
	H'0380	H'0381	H'0382		H'03FF
	H'0400	H'0401	H'0402	← Programming unit: 128 bytes →	H'047F
Erase unit	H'0480	H'0481	H'0482		H'04FF
1 kbyte					
	H'0780	H'0781	H'0782		H'07FF
	H'0800	H'0801	H'0802	← Programming unit: 128 bytes →	H'087F
Erase unit	H'0880	H'0881	H'0882		H'08FF
1 kbyte					
	H'0B80	H'0B81	H'0B82		H'0BFF
	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C7F
Erase unit	H'0C80	H'0C81	H'0C82		H'0CFF
1 kbyte					
	H'0F80	H'0F81	H'0F82		H'0FFF
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'107F
Erase unit	H'1080	H'1081	H'1082		H'10FF
28 kbytes					
	H'7F80	H'7F81	H'7F82		H'7FFF

Figure 6.8	Flash M	[emory]	Block	Configuration	

6.5.4 Register Configuration

Table 6.5 lists the register configuration to control the flash memory when the built in flash memory is effective.

Register Name	Abbreviation	R/W	Initial Value	Address
Flash memory control register 1	FLMCR1	R/W	H'00	H'F020
Flash memory control register 2	FLMCR2	R	H'00	H'F021
Flash memory power control register	FLPWCR	R/W	H'00	H'F022
Erase block register	EBR	R/W	H'00	H'F023
Flash memory enable register	FENR	R/W	H'00	H'F02B

Note: FLMCR1, FLMCR2, FLPWCR, EBR, and FENR are 8 bit registers. Only byte access is enabled which are two-state access. These registers are dedicated to the product in which flash memory is included. The product in which PROM or ROM is included does not have these registers. When the corresponding address is read in these products, the value is undefined. A write is disabled.

6.6 Descriptions of Registers of the Flash Memory

Bit	7	6	5	4	3	2	1	0
	_	SWE	ESU	PSU	EV	PV	E	Р
Initial value	0	0	0	0	0	0	0	0
Read/Write	—	R/W						

6.6.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 6.8, Flash Memory Programming/Erasing. By setting this register, the flash memory enters program mode, erase mode, program-verify mode, or erase-verify mode. Read the data in the state that bits 6 to 0 of this register are cleared when using flash memory as normal built-in ROM.

Bit 7: Reserved bit

This bit is always read as 0 and cannot be modified.

Bit 6: Software write enable (SWE)

This bit is to set enabling/disabling of programming/enabling of flash memory (set when bits 5 to 0 and the EBR register are to be set).

Bit 6 SWE	Description
0	Programming/erasing is disabled. Other FLMCR1 register bits and all EBR bits cannot be set. (initial value)
1	Flash memory programming/erasing is enabled.

Bit 5: Erase setup (ESU)

This bit is to prepare for changing to erase mode. Set this bit to 1 before setting the E bit to 1 in FLMCR1 (do not set SWE, PSU, EV, PV, E, and P bits at the same time).

Bit 5 ESU	Description	
0	The erase setup state is cancelled	(initial value)
1	The flash memory changes to the erase setup state. Set this bit to 1 I the E bit to 1 in FLMCR1.	pefore setting

Renesas

Bit 4: Program setup (PSU)

This bit is to prepare for changing to program mode. Set this bit to 1 before setting the P bit to 1 in FLMCR1 (do not set SWE, ESU, EV, PV, E, and P bits at the same time).

Bit 4 PSU	Description	
0	The program setup state is cancelled	(initial value)
1	The flash memory changes to the program setup state. Set this bit setting the P bit to 1 in FLMCR1.	to 1 before

Bit 3: Erase-verify (EV)

This bit is to set changing to or cancelling erase-verify mode (do not set SWE, ESU, PSU, PV, E, and P bits at the same time).

Bit 3 EV	Description	
0	Erase-verify mode is cancelled	(initial value)
1	The flash memory changes to erase-verify mode	

Bit 2: Program-verify (PV)

This bit is to set changing to or cancelling program-verify mode (do not set SWE, ESU, PSU, EV, E, and P bits at the same time).

Bit 2 PV	Description	
0	Program-verify mode is cancelled	(initial value)
1	The flash memory changes to program-verify mode	

Bit 1: Erase (E)

This bit is to set changing to or cancelling erase mode (do not set SWE, ESU, PSU, EV, PV, and P bits at the same time).

Bit 1

E	Description	
0	Erase mode is cancelled	(initial value)
1	When this bit is set to 1, while the SWE = 1 and ESU changes to erase mode.	J = 1, the flash memory

Renesas

Bit 0: Program (P)

This bit is to set changing to or cancelling program mode (do not set SWE, ESU, PSU, EV, PV, and E bits at the same time).

Bit 0 P	Description	
0	Program mode is cancelled	(initial value)
1	When this bit is set to 1, while the SWE = 1 and PSU = 1, the flash changes to program mode.	memory

6.6.2 Flash Memory Control Register 2 (FLMCR2)

Bit	7	6	5	4	3	2	1	0
	FLER	—	—	—	—	—		—
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	_	_	_	_	_	_	_

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.

Bit 7: Flash memory error (FLER)

This bit is set when the flash memory detects an error and goes to the error-protection state during programming or erasing to the flash memory. See section 6.9.3, Error Protection, for details.

Bit 7 FLER	Description	
0	The flash memory operates normally.	(initial value)
1	Indicates that an error has occurred during an operation on flash mere (programming or erasing).	mory

Bits 6 to 0: Reserved bits

These bits are always read as 0 and cannot be modified.



6.6.3 Erase Block Register (EBR)

Bit	7	6	5	4	3	2	1	0
	—	—	—	EB4	EB3	EB2	EB1	EB0
Initial value	0	0	0	0	0	0	0	0
Read/Write	_	_	_	R/W	R/W	R/W	R/W	R/W

EBR specifies the flash memory erase area block. EBR is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR to be automatically cleared to 0. When each bit is set to 1 in EBR, the corresponding block can be erased. Other blocks change to the erase-protection state. See table 6.6 for the method of dividing blocks of the flash memory. When the whole bits are to be erased, erase them in turn in unit of a block.

EBR	Bit Name	Block (Size)	Address
0	EB0	EB0 (1 kbyte)	H'0000 to H'03FF
1	EB1	EB1 (1 kbyte)	H'0400 to H'07FF
2	EB2	EB2 (1 kbyte)	H'0800 to H'0BFF
3	EB3	EB3 (1 kbyte)	H'0C00 to H'0FFF
4	EB4	EB4 (28 kbytes)	H'1000 to H'7FFF

Table 6.6Division of Blocks to Be Erased

6.6.4 Flash Memory Power Control Register (FLPWCR)

Bit	7	6	5	4	3	2	1	0
	PDWND	—	—	—	—	—	—	—
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	_	_	_	_	_	_	_

FLPWCR enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode. The power supply circuit can be read in the subactive mode, although it is partly halted in the power-down mode.

Bit 7: Power-down disable (PDWND)

This bit selects the power-down mode of the flash memory when a transition to the subactive mode is made.

Rev. 4.00, 05/03, page 151 of 562

Bit 7 PDWND	Description
0	When this bit is 0 and a transition is made to the subactive mode, the flash memory enters the power-down mode. (initial value)
1	When this bit is 1, the flash memory remains in the normal mode even after a transition is made to the subactive mode.

Bits 6 to 0: Reserved bits

These bits are always read as 0 and cannot be modified.

6.6.5 Flash Memory Enable Register (FENR)

Bit	7	6	5	4	3	2	1	0
	FLSHE	_	_	—	_	—	—	_
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	_	_	_	_	_	_	—

FENR controls CPU access to the flash memory control registers, FLMCR1, FLMCR2, EBR, and FLPWCR.

Bit 7: Flash memory control register enable (FLSHE)

This bit controls access to the flash memory control registers.

Bit 7 FLSHE	Description	
0	Flash memory control registers cannot be accessed	(initial value)
1	Flash memory control registers can be accessed	

Bits 6 to 0: Reserved bits

These bits are always read as 0 and cannot be modified.



6.7 On-Board Programming Modes

There are two modes for programming/erasing of the flash memory; boot mode, which enables onboard programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user program mode. At reset-start in reset mode, the series of HD64F38024 and HD64F38024R changes to a mode depending on the TEST pin settings, P95 pin settings, and input level of each port, as shown in table 6.7. The input level of each pin must be defined four states before the reset ends.

When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI3. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase control program prepared by the user.

TEST	P95	P34	PB0	PB1	PB2	LSI State after Reset End
0	1	Х	Х	Х	Х	User Mode
0	0	1	Х	Х	Х	Boot Mode
1	Х	Х	0	0	0	Programmer Mode

Table 6.7	Setting	Programming	Modes
-----------	---------	-------------	-------

X: Don't care

6.7.1 Boot Mode

Table 6.8 shows the boot mode operations between reset end and branching to the programming control program.

- 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 6.8, Flash Memory Programming/Erasing.
- SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity. The inversion function of TXD and RXD pins by the SPCR register is set to "Not to be inverted," so do not put the circuit for inverting a value between the host and this LSI.
- 3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RXD pin high. The RXD and TXD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately 100 states before the chip is ready to measure the low-level period.
- 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 6.9.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'F780 to H'FEEF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
- 6. Before branching to the programming control program, the chip terminates transfer operations by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of write data or verify data with the host. The TXD pin is high (PCR42 = 1, P42 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.
- Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the TEST pin and P95 pin. Boot mode is also cleared when a WDT overflow occurs.
- 8. Do not change the TEST pin and P95 pin input levels in boot mode.

Rev. 4.00, 05/03, page 154 of 562

Renesas




Table 6.8Boot Mode Operation

Table 6.9Oscillating Frequencies (fosc) for which Automatic Adjustment of LSI Bit Rate
Is Possible

Host Bit Rate	Oscillating Frequencies (f _{osc}) Range of LSI	
4,800 bps	8 to 10 MHz	
2,400 bps	4 to 10 MHz	
1,200 bps	2 to 10 MHz	

6.7.2 Programming/Erasing in User Program Mode

The term user mode refers to the status when a user program is being executed. On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, as in boot mode. Figure 6.9 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 6.8, Flash Memory Programming/Erasing.




Figure 6.9 Programming/Erasing Flowchart Example in User Program Mode

6.8 Flash Memory Programming/Erasing

A software method using the CPU is employed to program and erase flash memory in the onboard programming modes. Depending on the FLMCR1 setting, the flash memory operates in one of the following four modes: Program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in

Rev. 4.00, 05/03, page 156 of 562

accordance with the descriptions in section 6.8.1, Program/Program-Verify and section 6.8.2, Erase/Erase-Verify, respectively.

6.8.1 Program/Program-Verify

When writing data or programs to the flash memory, the program/program-verify flowchart shown in figure 6.10 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

- 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation according to table 6.10, and additional programming data computation according to table 6.11.
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.

Do not use RTS instruction from data transfer to setting P bit to 1.

- 5. The time during which the P bit is set to 1 is the programming time. Figure 6.12 shows the allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 1 bit is b'0. Verify data can be read in word size from the address to which a dummy write was performed.

Do not use RTS instruction from dummy write to verify data read.

8. The maximum number of repetitions of the program/program-verify sequence of the same bit is 1,000.

Rev. 4.00, 05/03, page 157 of 562




Figure 6.10 Program/Program-Verify Flowch art

Rev. 4.00, 05/03, page 158 of 562

Program Data	Verify Data	Reprogram Data	Comments
0	0	1	Programming completed
0	1	0	Reprogram bit
1	0	1	_
1	1	1	Remains in erased state

Table 6.10 Reprogram Data Computation Table

Table 6.11 Additional-Program Data Computation Table

Reprogram Data	Verify Data	Additional-Program Data	Comments
0	0	0	Additional-program bit
0	1	1	No additional programming
1	0	1	No additional programming
1	1	1	No additional programming

Table 6.12Programming Time

n (Number of Writes)	Programming Time	In Additional Programming	Comments
1 to 6	30	10	
7 to 1,000	200	—	

Note: Time shown in µs.

6.8.2 Erase/Erase-Verify

When erasing flash memory, the erase/erase-verify flowchart shown in figure 6.11 should be followed.

- 1. Prewriting (setting erase block data to all 0s) is not necessary.
- 2. Erasing is performed in block units. Make only a single-bit specification in the erase block register (EBR). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 19.8 ms is allowed.
- 5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 1 bit is b'0. Verify data can be read in word size from the address to which a dummy write was performed.

Do not use RTS instruction from dummy write to verify data read.

6. If the read data is not erased successfully, set erase mode again, and repeat the erase/erase-verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100.

6.8.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

- 1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
- 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.




Figure 6.11 Erase/Erase-Verify Flowchart

Rev. 4.00, 05/03, page 161 of 562

6.9 Program/Erase Protection

There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection.

6.9.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted because of a transition to reset, subactive mode, subsleep mode, watch mode, or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register (EBR) are initialized. In a reset via the $\overline{\text{RES}}$ pin, the reset state is not entered unless the $\overline{\text{RES}}$ pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the $\overline{\text{RES}}$ pin low for the $\overline{\text{RES}}$ pulse width specified in the AC Characteristics section.

6.9.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register (EBR), erase protection can be set for individual blocks. When EBR is set to H'00, erase protection is set for all blocks.

6.9.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit setting is enabled, and a transition can be made to verify mode. Error protection can be cleared only by a power-on reset.

Rev. 4.00, 05/03, page 162 of 562

Renesas

6.10 Programmer Mode

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as a discrete flash memory. Use a PROM programmer that supports the MCU device type with the on-chip Renesas Technology 64-kbyte flash memory (F-ZTAT64V3). A 10-MHz input clock is required. For the conditions for transition to programmer mode, see table 6.7.

6.10.1 Socket Adapter

The socket adapter converts the pin allocation of the HD64F38024 and HD64F38024R to that of the discrete flash memory HN28F101. The address of the on-chip flash memory is H'0000 to H'7FFF. Figure 6.12 shows the socket-adapter-pin correspondence diagram.

6.10.2 Programmer Mode Commands

The following commands are supported in programmer mode.

- Memory Read Mode
- Auto-Program Mode
- Auto-Erase Mode
- Status Read Mode

Status polling is used for auto-programming, auto-erasing, and status read modes. In status read mode, detailed internal information is output after the execution of auto-programming or autoerasing. Table 6.13 shows the sequence of each command. In auto-programming mode, 129 cycles are required since 128 bytes are written at the same time. In memory read mode, the number of cycles depends on the number of address write cycles (n).

Table 6.13 Command Sequence in Programmer Mode

	Number	1st Cycle			2nd Cycle		
Command Name	of Cycles	Mode	Address	Data	Mode	Address	Data
Memory read	1 + n	Write	Х	H'00	Read	RA	Dout
Auto-program	129	Write	Х	H'40	Write	WA	Din
Auto-erase	2	Write	Х	H'20	Write	Х	H'20
Status read	2	Write	Х	H'71	Write	Х	H'71

n: the number of address write cycles

	38024, HD64F3		Socket Adapter (Conversion to	HN28F10	1 (32 Pins)
FP-80A TFP-80C	FP-80B	Pin Name	32-Pin Arrangement)	Pin Name	Pin No.
TIF-000				FWE	1
30	32	P71		A9	26
	02			A16	2
36	38	P77	1	A15	3
56	58	P92		- WE	31
21	23	P60			13
22	24	P61		I/01	14
23	25	P62	<u>i</u> i	1/02	15
24	26	P63	i	1/03	17
25	27	P64	÷	1/04	18
26	28	P65		I/O5	19
27	29	P66	÷	I/06	20
28	30	P67	<u>.</u>	1/07	21
69	71	P40	<u>i</u>	A0	12
70	72	P41	<u> </u>	A1	11
63	65	P32		A2	10
64	66	P33	<u> </u>	A3	9
65	67	P34		A4	8
66	68	P35		A5	7
67	69	P36		A6	6
68	70	P37	÷	A7	5
29	31	P70	÷	A8	27
71	73	P42		ŌĒ	24
31	33	P72	<u>+</u> +	A10	23
32	34	P73		A11	25
33	35	P74	÷	A12	4
34	36	P75	+	A13	28
35	37	P76	+ +	A14	29
72	74	P43	÷	CE	22
52	54	Vcc	+ + +	Vcc	32
1	3	AVcc	. <u>.</u>	Vss	16
6	8	X1	<u>+</u>		
11	13	TEST	<u>↓</u>		
51	53	V1	<u>+</u>	Legend	
52	54	Vcc	+	FWE:	Flash-write enable
58	60	P94	<u>;</u>		Data input/output
59	61	P95	÷ !	A16 to A0: CE:	Address input Chip enable
8	10	Vss	<u>∔</u>	OE:	Output enable
53	55	Vss	<u>+</u>	WE:	Write enable
73	75	PB0			
74	76	PB1	<u>+</u>		cillation frequency
75	77	PB2			oscillator circuit
10, 9	12, 11	OSC1, OSC2		should	be 10 MHz.
12	14	RES	Power-on reset circuit		
Other than	the above	(OPEN)			

Figure 6.12 Socket Adapter Pin Correspondence Diagram

6.10.3 Memory Read Mode

- 1. After completion of auto-program/auto-erase/status read operations, a transition is made to the command wait state. When reading memory contents, a transition to memory read mode must first be made with a command write, after which the memory contents are read. Once memory read mode has been entered, consecutive reads can be performed.
- 2. In memory read mode, command writes can be performed in the same way as in the command wait state.
- 3. After powering on, memory read mode is entered.
- 4. Tables 6.14 to 6.16 show the AC characteristics.

Table 6.14 AC Characteristics in Transition to Memory Read Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20	_	μs	Figure 6.13
CE hold time	t _{ceh}	0	_	ns	
CE setup time	t _{ces}	0	_	ns	
Data hold time	t _{dh}	50	_	ns	
Data setup time	t _{ds}	50	_	ns	
Write pulse width	t _{wep}	70	_	ns	
WE rise time	t _r	—	30	ns	
WE fall time	t _f	_	30	ns	




Figure 6.13 Timing Waveforms for Memory Read after Memory Write

Rev. 4.00, 05/03, page 165 of 562

Table 6.15 AC Characteristics in Transition from Memory Read Mode to Another Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20	_	μs	Figure 6.14
CE hold time	t _{ceh}	0	_	ns	
CE setup time	t _{ces}	0		ns	
Data hold time	t _{dh}	50	_	ns	
Data setup time	t _{ds}	50	_	ns	
Write pulse width	t _{wep}	70	_	ns	
WE rise time	t _r	—	30	ns	
WE fall time	t _f		30	ns	




Figure 6.14 Timing Waveforms in Transition from Memory Read Mode to Another Mode

Table 6.16 AC Characteristics in Memory Read Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Access time	t _{acc}	_	20	μs	Figure 6.15
CE output delay time	t _{ce}	_	150	ns	Figure 6.16
OE output delay time	t _{oe}	_	150	ns	
Output disable delay time	t _{df}	—	100	ns	
Data output hold time	t _{oh}	5	_	ns	




Figure 6.15 CE and OE Enable State Read Timing Waveforms




Figure 6.16 CE and OE Clock System Read Timing Waveforms

6.10.4 Auto-Program Mode

- 1. When reprogramming previously programmed addresses, perform auto-erasing before autoprogramming.
- 2. Perform auto-programming once only on the same address block. It is not possible to program an address block that has already been programmed.
- 3. In auto-program mode, 128 bytes are programmed simultaneously. This should be carried out by executing 128 consecutive byte transfers. A 128-byte data transfer is necessary even when programming fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 4. The lower 7 bits of the transfer address must be low. If a value other than an effective address is input, processing will switch to a memory write operation but a write error will be flagged.
- 5. Memory address transfer is performed in the second cycle (figure 6.17). Do not perform transfer after the third cycle.
- 6. Do not perform a command write during a programming operation.
- 7. Perform one auto-program operation for a 128-byte block for each address. Two or more additional programming operations cannot be performed on a previously programmed address block.
- 8. Confirm normal end of auto-programming by checking I/O6. Alternatively, status read mode can also be used for this purpose (I/O7 status polling uses the auto-program operation end decision pin).
- Status polling I/O6 and I/O7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling CE and OE.
- 10. Table 6.17 shows the AC characteristics.

Table 6.17 AC Characteristics in Auto-Program Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20	_	μs	Figure 6.17
CE hold time	t _{ceh}	0	_	ns	
CE setup time	t _{ces}	0	_	ns	
Data hold time	t _{dh}	50	_	ns	
Data setup time	t _{ds}	50	_	ns	
Write pulse width	t _{wep}	70	_	ns	
Status polling start time	t _{wsts}	1	_	ms	
Status polling access time	t _{spa}	_	150	ns	
Address setup time	t _{as}	0	_	ns	
Address hold time	t _{ah}	60	_	ns	
Memory write time	t _{write}	1	3000	ms	
WE rise time	tr		30	ns	
WE fall time	t _f		30	ns	




Figure 6.17 Auto-Program Mode Timing Waveforms

Rev. 4.00, 05/03, page 169 of 562

6.10.5 Auto-Erase Mode

- 1. Auto-erase mode supports only entire memory erasing.
- 2. Do not perform a command write during auto-erasing.
- 3. Confirm normal end of auto-erasing by checking I/O6. Alternatively, status read mode can also be used for this purpose (I/O7 status polling uses the auto-erase operation end decision pin).
- Status polling I/O6 and I/O7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling CE and OE.
- 5. Table 6.18 shows the AC characteristics.

Table 6.18 AC Characteristics in Auto-Erase Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20		μs	Figure 6.18
CE hold time	t _{ceh}	0	_	ns	
CE setup time	t _{ces}	0	_	ns	
Data hold time	t _{dh}	50	_	ns	
Data setup time	t _{ds}	50		ns	
Write pulse width	t _{wep}	70		ns	
Status polling start time	t _{ests}	1	_	ms	
Status polling access time	t _{spa}	_	150	ns	
Memory erase time	t _{erase}	100	40000	ms	
WE rise time	tr	_	30	ns	
WE fall time	t _f	_	30	ns	




Figure 6.18 Auto-Erase Mode Timing Waveforms

6.10.6 Status Read Mode

- 1. Status read mode is provided to identify the kind of abnormal end. Use this mode when an abnormal end occurs in auto-program mode or auto-erase mode.
- 2. The return code is retained until a command write other than a status read mode command write is executed.
- 3. Table 6.19 shows the AC characteristics and 6.20 shows the return codes.

Table 6.19 AC Characteristics in Status Read Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

Item	Symbol	Min	Max	Unit	Notes
Read time after command write	t _{nxtc}	20	_	μs	Figure 6.19
CE hold time	t _{ceh}	0	_	ns	
CE setup time	t _{ces}	0	_	ns	
Data hold time	t _{dh}	50	_	ns	
Data setup time	t _{ds}	50	_	ns	
Write pulse width	t _{wep}	70	_	ns	
OE output delay time	t _{oe}	_	150	ns	
Disable delay time	t _{df}	_	100	ns	
CE output delay time	t _{ce}	—	150	ns	
WE rise time	tr		30	ns	
WE fall time	t _f	_	30	ns	

Renesas




Figure 6.19 Status Read Mode Timing Waveforms

Table 6.20 Status Read Mode Return Codes

Pin Name	Initial Value	Indications
I/O7	0	1: Abnormal end
		0: Normal end
I/O6	0	1: Command error
		0: Otherwise
I/O5	0	1: Programming error
		0: Otherwise
I/O4	0	1: Erasing error
		0: Otherwise
I/O3	0	_
I/O2	0	_
I/O1	0	1: Over counting of writing or erasing
		0: Otherwise
I/O0	0	1: Effective address error
		0: Otherwise

6.10.7 Status Polling

- 1. The I/O7 status polling flag indicates the operating status in auto-program/auto-erase mode.
- The I/O6 status polling flag indicates a normal or abnormal end in auto-program/auto-erase mode.

I/O7	I/O6	I/O0 to 5	Status
0	0	0	During internal operation
1	0	0	Abnormal end
1	1	0	Normal end
0	1	0	_

Table 6.21 Status Polling Output Truth Table

6.10.8 Programmer Mode Transition Time

Commands cannot be accepted during the oscillation stabilization period or the programmer mode setup period. After the programmer mode setup time, a transition is made to memory read mode.

Table 6.22 Stipulated Transition Times to Command Wait State

Item	Symbol	Min	Мах	Unit	Notes
Oscillation stabilization time(crystal oscillator)	T _{osc1}	10	_	ms	Figure 6.20
Oscillation stabilization time(ceramic oscillator)	T _{osc1}	5	_	ms	
Programmer mode setup time	T _{bmv}	10	_	ms	
Vcc hold time	T_{dwn}	0	_	ms	




Figure 6.20 Oscillation Stabilization Time, Boot Program Transfer Time, and Power-Down Sequence

Renesas

6.10.9 Notes on Memory Programming

- 1. When performing programming using programmer mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommended before carrying out auto-programming.
- 2. The flash memory is initially in the erased state when the device is shipped by Renesas Technology. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level.

6.11 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states:

• Normal operating mode

The flash memory can be read and written to at high speed.

• Power-down operating mode

The power supply circuit of the flash memory is partly halted and can be read under low power consumption.

• Standby mode

All flash memory circuits are halted.

Table 6.23 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode with the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize the power supply circuits that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20 μ s, even when the external clock is being used.

LSI Operating State	Flash Memory Operating State			
	PDWND = 0 (Initial value)	PDWND = 1		
Active mode	Normal operating mode	Normal operating mode		
Subactive mode	Power-down mode	Normal operating mode		
Sleep mode	Normal operating mode	Normal operating mode		
Subsleep mode	Standby mode	Standby mode		
Standby mode	Standby mode	Standby mode		
Watch mode	Standby mode	Standby mode		

Table 6.23 Flash Memory Operating States



Section 7 RAM

7.1 Overview

The H8/38024, H8/38023, H8/38022, H8/38024S, H8/38023S, and H8/38022S have 1 kbyte of high-speed static RAM on-chip, and the H8/38021, H8/38020, H8/38021S, and H8/38020S have 512 bytes. The RAM is connected to the CPU by a 16-bit data bus, allowing high-speed 2-state access for both byte data and word data.

7.1.1 Block Diagram

Figure 7.1 shows a block diagram of the on-chip RAM.




Figure 7.1 RAM Block Diagram (H8/38024)

Rev. 4.00, 05/03, page 176 of 562

Section 8 I/O Ports

8.1 Overview

The LSI is provided with five 8-bit I/O ports, two 4-bit I/O ports, one 3-bit I/O port, one 8-bit input-only port, one 1-bit input-only port, and one 6-bit output-only port. Table 8.1 indicates the functions of each port.

Each port has of a port control register (PCR) that controls input and output, and a port data register (PDR) for storing output data. Input or output can be assigned to individual bits. See section 2.9.2, Notes on Bit Manipulation, for information on executing bit-manipulation instructions to write data in PCR or PDR.

Ports 5, 6, 7, 8, and A are also used as liquid crystal display segment and common pins, selectable in 4-bit units.

Block diagrams of each port are given in Appendix C, I/O Port Block Diagrams.

Port	Description	Pins	Other Functions	Function Switching Registers
Port 1	 4-bit I/O port MOS input pull-up	P17/IRQ3/TMIF	External interrupt 3, timer event input pin TMIF	PMR1 TCRF
	option	P1 ₆	None	
•		P1 ₄ /IRQ ₄ /ADTRG	External interrupt 4, A/D converter external trigger	PMR1 AMR
		P1 ₃ /TMIG	Timer G input capture	PMR1
				PMR2
Port 3	8-bit I/O port	P37/AEVL	Asynchronous counter event	PMR3
	MOS input pull-up	P3 ₆ /AEVH	inputs AEVL, AEVH	ECCR
	option	P3 ₅ to P3 ₃	None	
	 Large-current port^{*1} 	P3 ₂ , TMOFH P3 ₁ , TMOFL	Timer F output compare output	PMR3
	 MOS open drain 	P3 ₀ /UD	Timer C count up/down	PMR3
	output selectable		selection input	
	(only P3₅)			

Table 8.1Port Functions

Port	Description	Pins	Other Functions	Function Switching Registers
Port 4	1-bit input port	P4 ₃ /IRQ ₀	External interrupt 0	PMR2
	3-bit I/O port	P4 ₂ /TXD ₃₂ P4 ₁ /RXD ₃₂ P4 ₀ /SCK ₃₂	SCI3 data output (TXD ₃₂), data input (RXD ₃₂), clock input/output (SCK ₃₂)	SCR3 SMR3 SPCR
Port 5	 8-bit I/O port MOS input pull-up option	$\frac{P5_7 \text{ to } P5_0}{WKP_7 \text{ to } WKP_0}$ SEG ₈ to SEG ₁	Wakeup input (\overline{WKP}_7 to \overline{WKP}_0), segment output (SEG ₈ to SEG ₁)	PMR5 LPCR
Port 6	 8-bit I/O port MOS input pull-up option	$P6_7$ to $P6_0/$ SEG ₁₆ to SEG ₉	Segment output (SEG ₁₆ to SEG ₉)	LPCR
Port 7	8-bit I/O port	P77 to P70/ SEG24 to SEG17	Segment output (SEG ₂₄ to SEG ₁₇)	LPCR
Port 8	8-bit I/O port	P87 to P80/ SEG32 to SEG25	Segment output (SEG ₃₂ to SEG ₂₅)	LPCR
Port 9	6-bit output port	P9 ₅ to P9 ₂	None	
	High-voltage, large- current port ^{*2}	P9 ₁ , P9 ₀ / PWM2, PWM1	10-bit PWM output	PMR9
	High-voltage port ^{*2}	IRQAEC	None	
Port A	4-bit I/O port	PA ₃ to PA ₀ / COM ₄ to COM ₁	Common output (COM ₄ to COM ₁)	LPCR
Port B	8-bit input port	PB7 to PB4/ AN7 to AN4	A/D converter analog input (AN ₇ to AN ₄)	AMR
		PB ₃ /AN ₃ /ĪRQ ₁ / TMIC	A/D converter analog input (AN ₃), external interrupt 1, timer event input (TMIC)	AMR PMRB TMC
		PB ₂ to PB ₀ / AN ₂ to AN ₀	A/D converter analog input $(AN_2 \text{ to } AN_0)$	AMR

Notes: *1 Applies to the HD64338024, HD64338023, HD64338022, HD64338021, HD64338020, and HD64738024 only.


RENESAS


*2 Standard voltage on H8/38024S Group.

8.2 Port 1

8.2.1 Overview

Port 1 is a 4-bit I/O port. Figure 8.1 shows its pin configuration.





8.2.2 Register Configuration and Description

Table 8.2 shows the port 1 register configuration.

Table 8.2Port 1 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 1	PDR1	R/W	—	H'FFD4
Port control register 1	PCR1	W	—	H'FFE4
Port pull-up control register 1	PUCR1	R/W	—	H'FFE0
Port mode register 1	PMR1	R/W	—	H'FFC8
Port mode register 2	PMR2	R/W	H'D8	H'FFC9

1. Port data register 1 (PDR1)

Bit	7	6	5	4	3	2	1	0
	P17	P1 ₆	—	P14	P13	—	—	—
Initial value	0	0	—	0	0	—	—	—
Read/Write	R/W	R/W	—	R/W	R/W	—	_	—

PDR1 is an 8-bit register that stores data for port 1 pins $P1_7$, $P1_6$, $P1_4$, and $P1_3$. If port 1 is read while PCR1 bits are set to 1, the values stored in PDR1 are read, regardless of the actual pin states. If port 1 is read while PCR1 bits are cleared to 0, the pin states are read.

2. Port control register 1 (PCR1)

Bit	7	6	5	4	3	2	1	0
	PCR17	PCR1 ₆	_	PCR1 ₄	PCR1 ₃	_	_	_
Initial value	0	0	—	0	0	—	—	—
Read/Write	W	W	W	W	W	W	W	W

PCR1 is an 8-bit register for controlling whether each of the port 1 pins P1₇, P1₆, P1₄, and P1₃ functions as an input pin or output pin. Setting a PCR1 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR1 and in PDR1 are valid only when the corresponding pin is designated in PMR1 as a general I/O pin.

PCR1 is a write-only register, which is always read as all 1s.

3. Port pull-up control register 1 (PUCR1)

Bit	7	6	5	4	3	2	1	0
	PUCR17	PUCR1 ₆	_	PUCR1 ₄	PUCR1 ₃		—	—
Initial value	0	0	—	0	0	—	—	—
Read/Write	R/W	R/W	W	R/W	R/W	W	W	W

PUCR1 controls whether the MOS pull-up of each of the port 1 pins P1₇, P1₆, P1₄, and P1₃ is on or off. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

4. Port mode register 1 (PMR1)

Bit	7	6	5	4	3	2	1	0
	IRQ3	_	—	IRQ4	TMIG	—	—	—
Initial value	0	1	—	0	0	—	1	_
Read/Write	R/W	—	W	R/W	R/W	W	—	W

PMR1 is an 8-bit read/write register, controlling the selection of pin functions for port 1 pins.

Bit 7: $P1_7/\overline{IRQ}_3/TMIF$ pin function switch (IRQ3)

This bit selects whether pin $P1_7/\overline{IRQ_3}/TMIF$ is used as $P1_7$ or as $\overline{IRQ_3}/TMIF$.

Bit 7 IRQ3	Description
0	Functions as P1 ₇ I/O pin (initial value)
1	Functions as IRQ ₃ /TMIF input pin
Note:	Rising or falling edge sensing can be designated for \overline{IRQ}_3 , TMIF. For details on TMIF settings, see 3. Timer Control Register F (TCRF) in section 9.4.2.

Bit 6: Reserved bit

This bit is reserved; it is always read as 1 and cannot be modified.

Bit 5: Reserved bit

This bit is reserved; it can only be written with 0.

Bit 4: P1₄/IRQ₄/ADTRG pin function switch (IRQ4)

This bit selects whether pin $P1_4/\overline{IRQ_4}/\overline{ADTRG}$ is used as $P1_4$ or as $\overline{IRQ_4}/\overline{ADTRG}$.

Bit 4 IRQ4	Description
0	Functions as P1 ₄ I/O pin (initial value)
1	Functions as IRQ ₄ /ADTRG input pin
Note:	For details of ADTRG pin setting, see section 12.3.2, Start of A/D Conversion by External Trigger Input.

Bit 3: P1₃/TMIG pin function switch (TMIG)

This bit selects whether pin P1₃/TMIG is used as P1₃ or as TMIG.

Bit 3 TMIG	Description	
0	Functions as P1 ₃ I/O pin	(initial value)
1	Functions as TMIG input pin	

Bits 2 and 0: Reserved bits

These bits are reserved; they can only be written with 0.

Bit 1: Reserved bit

This bit is reserved; it is always read as 1 and cannot be modified.

5. Port mode register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
	_	—	POF1	—	—	WDCKS	NCS	IRQ0
Initial value	1	1	0	1	1	0	0	0
Read/Write	—	_	R/W	_	_	R/W	R/W	R/W

PMR2 is an 8-bit read/write register. It controls whether the PMOS transistor internal to P3₅ is on or off, the selection of the watchdog timer clock, the selection of TMIG noise cancellation, and switching of the P4₃/ $\overline{IRQ_0}$ pin functions.

Upon reset, PMR2 is initialized to H'D8.

This section only deals with the bits related to timer G and the watchdog timer. For the functions of the bits, see the descriptions of port 3 (POF1) and port 4 (IRQ0).

Rev. 4.00, 05/03, page 182 of 562

Bit 2: Watchdog timer source clock (WDCKS)

This bit selects the watchdog timer source clock.

Bit 2 WDCKS	Description	
0	Selects ø/8192	(initial value)
1	Selects $\phi_W/32$	

Bit 1: TMIG noise canceller select (NCS)

This bit selects controls the noise cancellation circuit of the input capture input signal (TMIG).

Bit 1		
NCS	Description	
0	No noise cancellation circuit	(initial value)
1	Noise cancellation circuit	

8.2.3 Pin Functions

Table 8.3 shows the port 1 pin functions.

Table 8.3Port 1 Pin Functions

Pin	Pin Functions and Selection Method						
P1 ₇ /IRQ ₃ /TMIF	The pin function de and bit PCR17 in P		Q3 in PMR1, bit	ts CKSL2 to CK	SL0 in TCRF,		
	IRQ ₃		0	1	l		
	PCR17	0	1	×	k		
	CKSL2 to CKSL0	:	*	Not 0**	0**		
	Pin function	P17 input pin	P17 output pin	IRQ₃ input pin	IRQ₃/TMIF input pin		
	Note: When this p to disable th	in is used as the e IRQ₃ interrup		, clear bit IEN3 t	o 0 in IENR1		
P1 ₆	The pin function de	epends on bit P	CR1 ₆ in PCR1.				
	PCR1 ₆ 0						
	Pin function	P1 ₆ in	put pin	P16 output pin			
P1 ₄ /IRQ ₄ ADTRG	The pin function de in PCR1.	epends on bit IR	Q4 in PMR1, bit	TRGE in AMR,	and bit PCR1 ₄		
	IRQ4		0	1	l		
	PCR1 ₄	0	1	×	k		
	TRGE	:	*	0	1		
	Pin function	P1₄ input pin	P1 ₄ output pin	IRQ₄ input pin	IRQ ₄ /ADTRG input pin		
	Note: When this p IENR1 to dis	in is used as the sable the IRQ4 i		oin, clear bit IEN	4 to 0 in		
P1 ₃ /TMIG	The pin function de	epends on bit T	MIG in PMR1 an	d bit PCR1₃ in F	PCR1.		
	TMIG	(0	1	l		
	PCR1 ₃	0	1	*	•		
	Pin function	$P1_3$ input pin	P13 output pin	TMIG ir	nput pin		

RENESAS

*: Don't care

8.2.4 Pin States

Table 8.4 shows the port 1 pin states in each operating mode.

Table 8.4 Port 1 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P1 ₇ /IRQ ₃ /TMIF P1 ₆ P1 ₄ /IRQ ₄ /ADTRG P1 ₃ /TMIG	High- impedance	Retains previous state		High- impedance [*]		Functional	Functional

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.2.5 MOS Input Pull-Up

Port 1 has a built-in MOS input pull-up function that can be controlled by software. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS input pull-up for that pin. The MOS input pull-up function is in the off state after a reset.


PCR1n	0	0	1	
PUCR1 _n	0	1	*	
MOS input pull-up	Off	On	Off	


(n = 7, 6, 4, 3) *: Don't care

8.3 Port 3

8.3.1 Overview

Port 3 is an 8-bit I/O port, configured as shown in figure 8.2.





8.3.2 Register Configuration and Description

Table 8.5 shows the port 3 register configuration.

Table 8.5Port 3 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 3	PDR3	R/W	H'00	H'FFD6
Port control register 3	PCR3	W	H'00	H'FFE6
Port pull-up control register 3	PUCR3	R/W	H'00	H'FFE1
Port mode register 2	PMR2	R/W	H'D8	H'FFC9
Port mode register 3	PMR3	R/W	—	H'FFCA

1. Port data register 3 (PDR3)

Bit	7	6	5	4	3	2	1	0
	P37	P36	P3 ₅	P34	P33	P3 ₂	P31	P3 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR3 is an 8-bit register that stores data for port 3 pins $P3_7$ to $P3_0$. If port 3 is read while PCR3 bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. If port 3 is read while PCR3 bits are cleared to 0, the pin states are read.

Upon reset, PDR3 is initialized to H'00.

2. Port control register 3 (PCR3)

Bit	7	6	5	4	3	2	1	0
	PCR37	PCR3 ₆	PCR3 ₅	PCR3 ₄	PCR3 ₃	PCR3 ₂	PCR3 ₁	PCR30
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR3 is an 8-bit register for controlling whether each of the port 3 pins $P3_7$ to $P3_0$ functions as an input pin or output pin. Setting a PCR3 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are valid only when the corresponding pin is designated in PMR3 as a general I/O pin.

Upon reset, PCR3 is initialized to H'00.

PCR3 is a write-only register, which is always read as all 1s.

3. Port pull-up control register 3 (PUCR3)

Bit	7	6	5	4	3	2	1	0
	PUCR37	PUCR36	PUCR35	PUCR3 ₄	PUCR33	PUCR3 ₂	PUCR31	PUCR30
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PUCR3 controls whether the MOS pull-up of each of the port 3 pins $P3_7$ to $P3_0$ is on or off. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR3 is initialized to H'00.

4. Port mode register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
		—	POF1	—	—	WDCKS	NCS	IRQ0
Initial value	1	1	0	1	1	0	0	0
Read/Write	—	—	R/W	—	—	R/W	R/W	R/W

PMR2 is an 8-bit read/write register. It controls whether the PMOS transistor internal to P3₅ is on or off, the selection of the watchdog timer clock, the selection of TMIG noise cancellation, and switching of the P4₃/ $\overline{IRQ_0}$ pin functions.

Upon reset, PMR2 is initialized to H'D8.

This section only deals with the bit that controls whether the PMOS transistor internal to pin $P3_5$ is on or off. For the functions of the other bits, see the descriptions of port 1 (WDCKS and NCS) and port 4 (IRQ0).

Bit 5: Pin P3₅ PMOS transistor control (POF1)

This bit selects whether the PMOS transistor of the output buffer for pin P35 is on or off.

Bit 5 POF1	Description	
0	CMOS output	(initial value)
1	NMOS open-drain output	

Note: The pin is an NMOS open-drain output when this bit is set to 1 and P3₅ is an output.

5. Port mode register 3 (PMR3)

Bit	7	6	5	4	3	2	1	0
	AEVL	AEVH	—			TMOFH	TMOFL	UD
Initial value	0	0	_	_	_	0	0	0
Read/Write	R/W	R/W	W	W	W	R/W	R/W	R/W

PMR3 is an 8-bit read/write register, controlling the selection of pin functions for port 3 pins.

Bit 7: P3₇/AEVL pin function switch (AEVL)

This bit selects whether pin P37/AEVL is used as P37 or as AEVL.

Bit 7		
AEVL	Description	
0	Functions as P3 ₇ I/O pin	(initial value)
1	Functions as AEVL input pin	

Bit 6: P3₆/AEVH pin function switch (AEVH)

This bit selects whether pin $P3_6/AEVH$ is used as $P3_6$ or as AEVH.

Bit 6		
AEVH	Description	
0	Functions as P3 ₆ I/O pin	(initial value)
1	Functions as AEVH input pin	

Bits 5 to 3: Reserved bits

These bits are reserved; they can only be written with 0.

Bit 2: P3₂/TMOFH pin function switch (TMOFH)

This bit selects whether pin $P3_2/TMOFH$ is used as $P3_2$ or as TMOFH.

Bit 2		
TMOFH	Description	
0	Functions as P3 ₂ I/O pin	(initial value)
1	Functions as TMOFH output pin	

Bit 1: P3₁/TMOFL pin function switch (TMOFL)

This bit selects whether pin $P3_1/TMOFL$ is used as $P3_1$ or as TMOFL.

Bit 1 TMOFL	Description	
0	Functions as P3 ₁ I/O pin	(initial value)
1	Functions as TMOFL output pin	

Bit 0: P3₀/UD pin function switch (UD)

This bit selects whether pin $P3_0/UD$ is used as $P3_0$ or as UD.

Bit 0		
UD	Description	
0	Functions as $P3_0$ I/O pin	(initial value)
1	Functions as UD input pin	

8.3.3 Pin Functions

Table 8.6 shows the port 3 pin functions.

Table 8.6Port 3 Pin Functions

Pin	Pin Functions and Selection Method							
P37/AEVL	The pin function dep	The pin function depends on bit AEVL in PMR3 and bit PCR3 ₇ in PCR3.						
	AEVL	0		1				
	PCR37	0	1		*			
	Pin function	P37 input pin	P37 outpu	t pin	AEVL input pin			
P3 ₆ /AEVH	The pin function dep	pends on bit AEVH ir	PMR3 and b	oit PCR	36 in PCR3.			
	AEVH	()		1			
	PCR3 ₆	0	1		*			
	Pin function	P3 ₆ input pin	P3 ₆ outpu	t pin	AEVH input pin			
P3 ₅ to P3 ₃	The pin function dep	pends on the corresp	onding bit in	PCR3.				
	PCR3n	0			1			
	Pin function	P3 _n input pin P		3 _n output pin				
	<u>.</u>	1			(n = 5 to 3)			
P3 ₂ /TMOFH	The pin function depends on bit TMOFH in PMR3 and bit PCR3 ₂ in PCR3.							
	TMOFH	0		1				
	PCR3 ₂	0	1		*			
	Pin function	P3 ₂ input pin	P3 ₂ outpu	t pin	TMOFH output pin			
P3 ₁ /TMOFL	The pin function depends on bit TMOFL in PMR3 and bit PCR3 ₁ in PCR3.							
	TMOFL	()		1			
	PCR3 ₁	0	1		*			
	Pin function	P3 ₁ input pin P3 ₁ output pin		THOFL output pin				
P30/UD	The pin function dep	pends on bit UD in Pl	MR3 and bit I	PCR30	in PCR3.			
	UD	()		1			
	PCR30	0	1		*			
	Pin function	P3 ₀ input pin	P3 ₀ outpu	t pin	UD input pin			

*: Don't care

8.3.4 Pin States

Table 8.7 shows the port 3 pin states in each operating mode.

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P3 ₇ /AEVL P3 ₆ /AEVH P3 ₅ P3 ₄ P3 ₃ P3 ₂ /TMOFH P3 ₁ /TMOFL P3 ₀ /UD	High- impedance	Retains previous state	Retains previous state	High- impedance*		Functional	Functional

Table 8.7Port 3 Pin States

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.3.5 MOS Input Pull-Up

Port 3 has a built-in MOS input pull-up function that can be controlled by software. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.


PCR3 _n	0	0	1	
PUCR3n	0	1	*	
MOS input pull-up	Off	On	Off	


(n = 7 to 0) *: Don't care

8.4 Port 4

8.4.1 Overview

Port 4 is a 3-bit I/O port and 1-bit input port, configured as shown in figure 8.3.





8.4.2 Register Configuration and Description

Table 8.8 shows the port 4 register configuration.

Table 8.8 Port 4 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 4	PDR4	R/W	H'F8	H'FFD7
Port control register 4	PCR4	W	H'F8	H'FFE7
Port mode register 2	PMR2	R/W	H'D8	H'FFC9

1. Port data register 4 (PDR4)


Bit	7	6	5	4	3	2	1	0
	—	—		_	P43	P42	P4 1	P4 0
Initial value	1	1	1	1	1	0	0	0
Read/Write	_	_	_	—	R	R/W	R/W	R/W

PDR4 is an 8-bit register that stores data for port 4 pins $P4_2$ to $P4_0$. If port 4 is read while PCR4 bits are set to 1, the values stored in PDR4 are read, regardless of the actual pin states. If port 4 is read while PCR4 bits are cleared to 0, the pin states are read.

Upon reset, PDR4 is initialized to H'F8.

Renesas

2. Port control register 4 (PCR4)



PCR4 is an 8-bit register for controlling whether each of port 4 pins $P4_2$ to $P4_0$ functions as an input pin or output pin. Setting a PCR4 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR4 and PDR4 settings are valid when the corresponding pins are designated for general-purpose input/output by SCR3.

Upon reset, PCR4 is initialized to H'F8.

PCR4 is a write-only register, which is always read as all 1s.

3. Port mode register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
	—		POF1			WDCKS	NCS	IRQ ₀
Initial value	1	1	0	1	1	0	0	0
Read/Write	—		R/W		—	R/W	R/W	R/W

PMR2 is an 8-bit read/write register. It controls whether the PMOS transistor internal to P3₅ is on or off, the selection of the watchdog timer clock, the selection of TMIG noise cancellation, and switching of the P4₃/ $\overline{IRQ_0}$ pin functions.

Upon reset, PMR2 is initialized to H'D8.

This section only deals with the bit that controls switching of the $P4_3/\overline{IRQ}_0$ pin functions. For the functions of the other bits, see the descriptions of port 1 (WDCKS and NCS) and port 3 (POF1).

Bit 0: $P4_3/\overline{IRQ}_0$ pin function switch (IRQ₀)

This bit selects whether pin P4₃/ \overline{IRQ}_0 is used as P4₃ or as \overline{IRQ}_0 .

Bit 0 IRQ₀	Description	
0	Functions as P4 ₃ input pin	(initial value)
1	Functions as \overline{IRQ}_0 input pin	

8.4.3 **Pin Functions**

Table 8.9 shows the port 4 pin functions.

Table 8.9Port 4 Pin Functions

Pin	Pin Functions and Selection Method							
P4 ₃ /IRQ ₀	The pin function depends on bit IRQ0 in PMR2.							
	IRQ0	(0			1		
	Pin function	P4 ₃ in	put pin		\overline{IRQ}_0 ir	nput pin		
P4 ₂ /TXD ₃₂	The pin function dep in PCR4.	pends on bit TE	in SCR3, bit S	PC32 in	SPCR,	and bit PCR4 ₂		
	SPC32		0			1		
	TE		0			1		
	PCR4 ₂	0		1		*		
	Pin function	P4 ₂ input p	in P4 ₂ ou	tput pin TX		D ₃₂ output pin		
P41/RXD32	The pin function depends on bit RE in SCR3 and bit PCR4 ₁ in PCR4.							
	RE	0				1		
	PCR4 ₁	0		1		*		
	Pin function	P41 input p	in P41 ou	P41 output pin		RXD ₃₂ input pin		
P40/SCK32	The pin function depends on bit CKE1 and CKE0 in SCR3, bit COM in SMR3, and bit PCR4 $_0$ in PCR4.							
	CKE1		0			1		
	CKE0		0		1	*		
	COM		0	1	*	*		
	PCR4 ₀	0	1	*		*		
	Pin function	P4 ₀ input pin P4 ₀ output pin		0 output pin SCK32 outp pin		SCK ₃₂ input pin		

*: Don't care

8.4.4 Pin States

Table 8.10 shows the port 4 pin states in each operating mode.


Table 8.10Port 4 Pin States


Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P4 ₃ /IRQ ₀ P4 ₂ /TXD ₃₂ P4 ₁ /RXD ₃₂ P4 ₀ /SCK ₃₂	High- impedance	Retains previous state		High- impedance		Functional	Functional

8.5 Port 5

8.5.1 Overview

Port 5 is an 8-bit I/O port, configured as shown in figure 8.4.





8.5.2 Register Configuration and Description

Table 8.11 shows the port 5 register configuration.

Table 8.11 Port 5 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 5	PDR5	R/W	H'00	H'FFD8
Port control register 5	PCR5	W	H'00	H'FFE8
Port pull-up control register 5	PUCR5	R/W	H'00	H'FFE2
Port mode register 5	PMR5	R/W	H'00	H'FFCC

1. Port data register 5 (PDR5)

Bit	7	6	5	4	3	2	1	0
	P57	P56	P5₅	P54	P53	P52	P51	P50
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PDR5 is an 8-bit register that stores data for port 5 pins $P5_7$ to $P5_0$. If port 5 is read while PCR5 bits are set to 1, the values stored in PDR5 are read, regardless of the actual pin states. If port 5 is read while PCR5 bits are cleared to 0, the pin states are read.

Upon reset, PDR5 is initialized to H'00.

2. Port control register 5 (PCR5)

Bit	7	6	5	4	3	2	1	0
	PCR57	PCR5 ₆	PCR55	PCR5 ₄	PCR53	PCR5 ₂	PCR5 ₁	PCR50
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR5 is an 8-bit register for controlling whether each of the port 5 pins $P5_7$ to $P5_0$ functions as an input pin or output pin. Setting a PCR5 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR5 and PDR5 settings are valid when the corresponding pins are designated for general-purpose input/output by PMR5 and bits SGS3 to SGS0 in LPCR.

Upon reset, PCR5 is initialized to H'00.

PCR5 is a write-only register, which is always read as all 1s.

3. Port pull-up control register 5 (PUCR5)

Bit	7	6	5	4	3	2	1	0
	PUCR57	PUCR5 ₆	PUCR55	PUCR5 ₄	PUCR53	PUCR52	PUCR51	PUCR50
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PUCR5 controls whether the MOS pull-up of each of port 5 pins $P5_7$ to $P5_0$ is on or off. When a PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR5 is initialized to H'00.

Rev. 4.00, 05/03, page 198 of 562

4. Port mode register 5 (PMR5)

Bit	7	6	5	4	3	2	1	0
	WKP7	WKP ₆	WKP ₅	WKP ₄	WKP ₃	WKP ₂	WKP ₁	WKP ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PMR5 is an 8-bit read/write register, controlling the selection of pin functions for port 5 pins.

Upon reset, PMR5 is initialized to H'00.

Bit n: $P5_n/\overline{WKP_n}/SEG_{n+1}$ pin function switch (WKPn)

When pin P5n/ \overline{WKP} n/SEGn+1 is not used as SEG_{n+1}, these bits select whether the pin is used as P5n or \overline{WKP}_n .

Bit n WKPn	Description	
0	Functions as P5n I/O pin	(initial value)
1	Functions as \overline{WKP}_n input pin	

(n = 7 to 0)

Note: For use as SEG_{n+1} , see section 13.2.1, LCD Port Control Register (LPCR).

8.5.3 **Pin Functions**

Table 8.12 shows the port 5 pin functions.

Table 8.12 Port 5 Pin Functions

Pin	Pin Functions and Selection Method

P57/WKP7/ The pin function depends on bits WKP7 to WKP0 in PMR5, bits PCR57 to PCR50 in PCR5, and bits SGS3 to SGS0 in LPCR. SEG₈ to

P50/WKP0/

SEG₁

P57 to P54				(n = 7 to 4)
SGS3 to SGS0	Other than 00	0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001		
WKPn		C	1	*
PCR5 _n	0	1	*	*
Pin function	P5 _n input pin	P5 _n output pin	WKPn input pin	SEGn+1 output pin

P5 ₃ to P5 ₀				(m= 3 to 0)
SGS3 to SGS0	Other than 00 0	0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000		
WKPm	()	1	*
PCR5 _m	0	1	*	*
Pin function	P5 _m input pin	P5 _m output pin	WKPm output pin	SEGm+1 output pin

*: Don't care

8.5.4 Pin States

Table 8.13 shows the port 5 pin states in each operating mode.

Table 8.13	Port 5 Pin States
-------------------	-------------------

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$P5_7/\overline{WKP}_7/$ SEG ₈ to P5 ₀ / \overline{WKP}_0/SEG_1	High- impedance	Retains previous state		High- impedance [*]		Functional	Functional

Note: * A high-level signal is output when the MOS pull-up is in the on state. In the HD64F38024 the previous pin state is retained.

8.5.5 MOS Input Pull-Up

Port 5 has a built-in MOS input pull-up function that can be controlled by software. When a PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.


PCR5 _n	0	0	1
PUCR5n	0	1	*
MOS input pull-up	Off	On	Off


(n = 7 to 0) *: Don't care

8.6 Port 6

8.6.1 Overview

Port 6 is an 8-bit I/O port. The port 6 pin configuration is shown in figure 8.5.





8.6.2 Register Configuration and Description

Table 8.14 shows the port 6 register configuration.

Table 8.14 Port 6 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 6	PDR6	R/W	H'00	H'FFD9
Port control register 6	PCR6	W	H'00	H'FFE9
Port pull-up control register 6	PUCR6	R/W	H'00	H'FFE3

1. Port data register 6 (PDR6)

Bit	7	6	5	4	3	2	1	0
	P67	P66	P65	P64	P63	P62	P61	P60
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PDR6 is an 8-bit register that stores data for port 6 pins P67 to P60.

If port 6 is read while PCR6 bits are set to 1, the values stored in PDR6 are read, regardless of the actual pin states. If port 6 is read while PCR6 bits are cleared to 0, the pin states are read.

Upon reset, PDR6 is initialized to H'00.

2. Port control register 6 (PCR6)

Bit	7	6	5	4	3	2	1	0
	PCR67	PCR6 ₆	PCR6 ₅	PCR6 ₄	PCR6 ₃	PCR6 ₂	PCR6 ₁	PCR6 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR6 is an 8-bit register for controlling whether each of the port 6 pins $P6_7$ to $P6_0$ functions as an input pin or output pin.

Setting a PCR6 bit to 1 makes the corresponding pin ($P6_7$ to $P6_0$) an output pin, while clearing the bit to 0 makes the pin an input pin. PCR6 and PDR6 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR.

Upon reset, PCR6 is initialized to H'00.

PCR6 is a write-only register, which is always read as all 1s.

Renesas

3. Port pull-up control register 6 (PUCR6)

Bit	7	6	5	4	3	2	1	0
	PUCR67	PUCR66	PUCR65	PUCR64	PUCR63	PUCR6 ₂	PUCR61	PUCR60
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PUCR6 controls whether the MOS pull-up of each of the port 6 pins $P6_7$ to $P6_0$ is on or off. When a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR6 is initialized to H'00.

8.6.3 **Pin Functions**

Table 8.15 shows the port 6 pin functions.

Table 8.15 Port 6 Pin Functions

Pin	Pin Functions and Selection Method								
P6 ₇ /SEG ₁₆ to P6 ₀ /SEG ₉	The pin function dep SGS0 in LPCR.	The pin function depends on bits $PCR6_7$ to $PCR6_0$ in $PCR6$ and bits SGS3 to SGS0 in LPCR.							
	P67 to P64	$P6_7 \text{ to } P6_4 $ (n = 7 to 4)							
	SGS3 to SGS0	SGS3 to SGS0 Other than 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011							
	PCR6n	0	*						
	Pin function	P6 _n input pin	SEG _{n+9} output pin						
	P6 ₃ to P6 ₀			(m = 3 to 0)					
	SGS3 to SGS0	0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010							
	PCR6 _m	0	1	*					
	Pin function P6 _m input pin P6 _m output pin SEG _{m+9} output								
		1	1						

RENESAS

*: Don't care

8.6.4 Pin States

Table 8.16 shows the port 6 pin states in each operating mode.

Table 8.16 Port 6 Pin States

Pin	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P6 ₇ /SEG ₁₆ to P6 ₀ /SEG ₉	High- impedance	Retains previous state		High- impedance [*]		Functional	Functional

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.6.5 MOS Input Pull-Up

Port 6 has a built-in MOS pull-up function that can be controlled by software. When a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.

PCR6 _n	0	0	1
PUCR6n	0	1	*
MOS input pull-up	Off	On	Off


(n = 7 to 0)


*: Don't care

8.7 Port 7

8.7.1 Overview

Port 7 is an 8-bit I/O port, configured as shown in figure 8.6.





8.7.2 Register Configuration and Description

Table 8.17 shows the port 7 register configuration.

Table 8.17 Port 7 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 7	PDR7	R/W	H'00	H'FFDA
Port control register 7	PCR7	W	H'00	H'FFEA

1. Port data register 7 (PDR7)

Bit	7	6	5	4	3	2	1	0
	P77	P7 ₆	P7 ₅	P74	P73	P72	P7 ₁	P70
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR7 is an 8-bit register that stores data for port 7 pins $P7_7$ to $P7_0$. If port 7 is read while PCR7 bits are set to 1, the values stored in PDR7 are read, regardless of the actual pin states. If port 7 is read while PCR7 bits are cleared to 0, the pin states are read.

Upon reset, PDR7 is initialized to H'00.

2. Port control register 7 (PCR7)

Bit	7	6	5	4	3	2	1	0
	PCR77	PCR7 ₆	PCR75	PCR7 ₄	PCR7 ₃	PCR72	PCR71	PCR70
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR7 is an 8-bit register for controlling whether each of the port 7 pins $P7_7$ to $P7_0$ functions as an input pin or output pin. Setting a PCR7 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR7 and PDR7 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR.

Upon reset, PCR7 is initialized to H'00.

PCR7 is a write-only register, which is always read as all 1s.

Renesas

8.7.3 **Pin Functions**

Table 8.18 shows the port 7 pin functions.

Table 8.18 Port 7 Pin Functions

Pin **Pin Functions and Selection Method**

P77/SEG24 to The pin function depends on bits PCR7₇ to PCR7₀ in PCR7 and bits SGS3 to P70/SEG17 SGS0 in LPCR.

P77 to P74

(n = 7 to 4)

SGS3 to SGS0	Other than 0110,	0111, 1000, 1001,	0110, 0111, 1000,
	1010, 1011,	1001, 1010, 1011,	
		1100, 1101	
PCR7 _n	0	1	*
Pin function	P7 _n input pin	P7 _n output pin	SEG_{n+17} output pin

D7. to D7.

P7 ₃ to P7 ₀			(m = 3 to 0)
SGS3 to SGS0	Other than 0101, 1001, 1010,	0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100	
PCR7 _m	0	1	*
Pin function	P7 _m input pin	P7 _m output pin	SEG_{m+17} output pin

*: Don't care

8.7.4 **Pin States**

Table 8.19 shows the port 7 pin states in each operating mode.


Table 8.19 Port 7 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P7 ₇ /SEG ₂₄ to P7 ₀ /SEG ₁₇	High- impedance		Retains previous state	High- impedance		Functional	Functional

8.8 Port 8

8.8.1 Overview

Port 8 is an 8-bit I/O port configured as shown in figure 8.7.





8.8.2 Register Configuration and Description

Table 8.20 shows the port 8 register configuration.

Table 8.20 Port 8 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 8	PDR8	R/W	H'00	H'FFDB
Port control register 8	PCR8	W	H'00	H'FFEB

1. Port data register 8 (PDR8)

Bit	7	6	5	4	3	2	1	0
	P8 ₇	P8 ₆	P8 ₅	P8 ₄	P8 ₃	P8 ₂	P8 ₁	P80
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W						

PDR8 is an 8-bit register that stores data for port 8 pins $P8_7$ to $P8_0$. If port 8 is read while PCR8 bits are set to 1, the values stored in PDR8 are read, regardless of the actual pin states. If port 8 is read while PCR8 bits are cleared to 0, the pin states are read.

Upon reset, PDR8 is initialized to H'00.

2. Port control register 8 (PCR8)

Bit	7	6	5	4	3	2	1	0
	PCR87	PCR8 ₆	PCR85	PCR8 ₄	PCR8 ₃	PCR8 ₂	PCR8 ₁	PCR80
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR8 is an 8-bit register for controlling whether the port 8 pins $P8_7$ to $P8_0$ functions as an input or output pin. Setting a PCR8 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR8 and PDR8 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR.

Upon reset, PCR8 is initialized to H'00.

PCR8 is a write-only register, which is always read as all 1s.

8.8.3 Pin Functions

Table 8.21 shows the port 8 pin functions.

Table 8.21Port 8 Pin Functions

Pin	Pin Functions and Selection Method						
P8 ₇ /SEG ₃₂ to	The pin function de in LPCR.	epends on bits PCR87 to PCR80 in PCR8 and	d bits SGS3 to SGS0				
P80/SEG25	P87 to P84		(n = 7 to 4)				
	SGS3 to SGS0	Other than 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111	1000, 1001, 1010, 1011, 1100, 1101,				

		,	1110, 1111	
	PCR8 _n	0	1	*
·	Pin function	P8 _n input pin	P8n output pin	SEG _{n+25} output pin

P8₃ to P8₀

(m = 3 to 0)

			(
SGS3 to SGS0	Other than 0111, 100 1100, 11	0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110	
PCR8 _m	0	1	*
Pin function	P8 _m input pin	P8 _m output pin	SEG _{m+25} output pin

*: Don't care

8.8.4 Pin States

Table 8.22 shows the port 8 pin states in each operating mode.


Table 8.22Port 8 Pin States


Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P87/SEG32 to P80/SEG25	High- impedance		Retains previous state	High- impedance		Functional	Functional

8.9 Port 9

8.9.1 Overview

Port 9 is a 6-bit output port, configured as shown in figure 8.8.





8.9.2 Register Configuration and Description

Table 8.23 shows the port 9 register configuration.

Table 8.23 Port 9 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 9	PDR9	R/W	H'FF	H'FFDC
Port mode register 9	PMR9	R/W	_	H'FFEC

1. Port data register 9 (PDR9)

Bit	7	6	5	4	3	2	1	0
	_	_	P9 ₅	P94	P93	P9 ₂	P9 ₁	P90
Initial value	1	1	1	1	1	1	1	1
Read/Write	_	_	R/W	R/W	R/W	R/W	R/W	R/W

PDR9 is an 8-bit register that stores data for port 9 pins P95 to P90.

Upon reset, PDR9 is initialized to H'FF.

Rev. 4.00, 05/03, page 212 of 562

2. Port mode register 9 (PMR9)

Bit	7	6	5	4	3	2	1	0
	—				PIOFF/—*	—	PWM ₂	PWM ₁
Initial value	1	1	1	1	0	—	0	0
Read/Write	_	_	_		R/W	W	R/W	R/W

Note: * Readable/writable reserved bit in the H8/38024S Group.

PMR9 is an 8-bit read/write register controlling the selection of the P9₀ and P9₁ pin functions.

Bit 3: P9₂ to P9₀ step-up circuit control (PIOFF)

Bit 3 turns the P9₂ to P9₀ step-up circuit on and off. This bit is reserved in the H8/38024S Group.

Bit 3 PIOFF	Description
	· · · · · · · · · · · · · · · · · · ·
0	Large-current port step-up circuit is turned on (initial value)
1	Large-current port step-up circuit is turned off
Note:	In the H8/38024 ZTAT version and mask ROM version, and the HD64F38024R, the following precautions should be followed when accessing the PIOFF bit.
	When turning the voltage boost circuit on or off, always write to the register when the buffer NMOS is off (port data set to 1). Also, when turning on the voltage boost circuit, first clear PIOFF to 0 and then after waiting 30 system clock cycles turn on the buffer NMOS (port data cleared to 0). If 30 system clock cycles have not elapsed the voltage boost circuit will not start operating and it will not be possible to produce a large current flow, resulting in unstable operation.
	In the HD64F38024, the following precautions should be followed when accessing the PIOFF bit.
	In the HD64F38024, if port data bits are cleared from 1 to 0 while the PIOFF bit is set to 1,

In the HD64F38024, if port data bits are cleared from 1 to 0 while the PIOFF bit is set to 1, repeated charge-discharge cycles will occur in the voltage boost circuit, causing the current consumption to rise and fall cyclically. The amount of rise in the current consumption in this case is between several tens of μ A and 100 μ A above the normal level. Therefore, the following points should be kept in mind.

(1) Not Using Subclock

Regardless of whether or not port 9 is used, the PIOFF bit should be left at its initial value (0) and not changed.

(2) Not Using Port 9

Port data should be used unchanged with the PIOFF bit either at its initial value (0) or set to 1. In the latter case the current consumption will vary, due to the intermittent operation of the voltage boost circuit, by about 1 μ A (standby mode or watch mode, V_{CC} = 3.0 V, Ta = 25°C).

Renesas

(3) Using Port 9 with PIOFF Always Cleared to 0


This case applies to instances in which the voltage boost circuit is used constantly to generate a large current glow, or an increase in current consumption due to the operation of the voltage boost circuit is permissible even in the standby mode or watch mode (see (2) above). In this case the PIOFF bit should be left at its initial value (0) and not changed.

(4) Using Port 9 with PIOFF Set to 1

This case applies to instances in which it is necessary to change the value of the PIOFF bit due to operating conditions or where it is desirable to keep the PIOFF bit set to 1 because no large current is required (for example, shutting down the voltage boost circuit to reduce current consumption in the watch mode). In this case, clear port data from 1 to 0 only when the PIOFF bit is cleared to 0. Also, if a large current flow is required, the PIOFF bit should be set to 1 and all the port data bits set to 1. Then clear PIOFF to 0 and, after allowing 30 clock cycles to permit stabilization of the voltage boost circuit to stabilize, it will not be possible to produce a large current flow. There are no such restrictions when setting port data bits from 0 to 1, regardless of the size of the current flow. To shut down the voltage boost circuit, set PIOFF to 1 after programming the port data bits. An example of the sequence of steps is provided below.

(Example Procedure)

Shutting Down the in the Watch Mode without a Large Current Flow to Port 9



RENESAS

Bit 2: Reserved bit

This bit is reserved; it can only be written with 0.

Bits 1 and 0: P9n/PWM pin function switches

These pins select whether pin P9n/PWMn+1 is used as P9n or as PWMn+1.

Bit n WKPn+1	Description	
0	Functions as P9 _n output pin	(initial value)
1	Functions as PWM _{n+1} output pin	
		(n = 0 or 1)

8.9.3 Pin Functions

Table 8.24 shows the port 9 pin functions.

Table 8.24Port 9 Pin Functions

Pin	Pin Functions and Selection Method						
$P9_1/PWM_{n+1}$ to			(n = 1 or 0)				
P9 ₀ /PWM _{n+1}	PMR9n	0	1				
	Pin function	P9 _n output pin	PWM _{n+1} output pin				

8.9.4 Pin States

Table 8.25 shows the port 9 pin states in each operating mode.

Table 8.25 Port 9 Pin States


Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P95 to P92 P9n/PWMn+1 to P9n/PWMn+1	High- impedance		Retains previous state	High- impedance		Functional	Functional

(n = 1 or 0)

8.10 Port A

8.10.1 Overview

Port A is a 4-bit I/O port, configured as shown in figure 8.9.





8.10.2 Register Configuration and Description

Table 8.26 shows the port A register configuration.

Table 8.26 Port A Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register A	PDRA	R/W	H'F0	H'FFDD
Port control register A	PCRA	W	H'F0	H'FFED

1. Port data register A (PDRA)


Bit	7	6	5	4	3	2	1	0
	_				PA ₃	PA ₂	PA ₁	PA ₀
Initial value	1	1	1	1	0	0	0	0
Read/Write					R/W	R/W	R/W	R/W

PDRA is an 8-bit register that stores data for port A pins PA_3 to PA_0 . If port A is read while PCRA bits are set to 1, the values stored in PDRA are read, regardless of the actual pin states. If port A is read while PCRA bits are cleared to 0, the pin states are read.

Upon reset, PDRA is initialized to H'F0.

Renesas

2. Port control register A (PCRA)



PCRA controls whether each of port A pins PA_3 to PA_0 functions as an input pin or output pin. Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCRA and PDRA settings are valid when the corresponding pins are designated for general-purpose input/output by LPCR.

Upon reset, PCRA is initialized to H'F0.

PCRA is a write-only register, which is always read as all 1s.



8.10.3 Pin Functions

Table 8.27 shows the port A pin functions.

Table 8.27Port A Pin Functions

Pin	Pin Functions and	Selection Method						
PA ₃ /COM ₄	The pin function depends on bit PCRA ₃ in PCRA and bits SGS3 to SGS0.							
	SGS3 to SGS0	0000	0000	Not 0000				
	PCRA ₃	0	1	*				
	Pin function	PA ₃ input pin	PA ₃ output pin	COM ₄ output pin				
PA ₂ /COM ₃	The pin function dep	pends on bit PCRA ₂ i	n PCRA and bits SG	SS3 to SGS0.				
	SGS3 to SGS0	0000	0000	Not 0000				
	PCRA ₂	0	1	*				
	Pin function	PA ₂ input pin	PA ₂ output pin	COM ₃ output pin				
PA ₁ /COM ₂	The pin function dep	pends on bit PCRA ₁ i	n PCRA and bits SG	S3 to SGS0.				
	SGS3 to SGS0	0000	0000	Not 0000				
	PCRA ₁	0	1	*				
	Pin function	PA ₁ input pin	PA1 output pin	COM ₂ output pin				
PA ₀ /COM ₁	The pin function dep	pends on bit PCRA ₀ i	n PCRA and bits SG	SS3 to SGS0.				
	SGS3 to SGS0	00	00	Not 0000				
	PCRA ₀	0	1	*				
	Pin function	PA ₀ input pin	PA ₀ output pin	COM ₁ output pin				

*: Don't care

8.10.4 Pin States

Table 8.28 shows the port A pin states in each operating mode.


Table 8.28Port A Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
PA ₃ /COM ₄ PA ₂ /COM ₃ PA ₁ /COM ₂ PA ₀ /COM ₁	High- impedance	Retains previous state		High- impedance		Functional	Functional

8.11 Port B

8.11.1 Overview

Port B is an 8-bit input-only port, configured as shown in figure 8.10.





8.11.2 Register Configuration and Description

Table 8.29 shows the port B register configuration.

Table 8.29 Port B Register

Name	Abbr.	R/W	Initial Value	Address
Port data register B	PDRB	R	—	H'FFDE
Port mode register B	PMRB	R/W	H'F7	H'FFEE

1. Port Data Register B (PDRB)


Bit	7	6	5	4	3	2	1	0
	PB ₇	PB_6	PB_5	PB ₄	PB ₃	PB ₂	PB ₁	PB ₀
Read/Write	R	R	R	R	R	R	R	R

Reading PDRB always gives the pin states. However, if a port B pin is selected as an analog input channel for the A/D converter by AMR bits CH3 to CH0, that pin reads 0 regardless of the input voltage.

Rev. 4.00, 05/03, page 220 of 562

Renesas

2. Port mode register B (PMRB)



PMRB is an 8-bit read/write register controlling the selection of the PB_3 pin function. Upon reset, PMRB is initialized to H'F7.

Bits 7 to 4 and 2 to 0: Reserved bits

Bits 7 to 4 and 2 to 0 are reserved; they are always read as 1 and cannot be modified.

Bit 3: $PB_3/AN_3/\overline{IRQ}_1$ pin function switch (IRQ1)

These bits select whether pin PB₃/AN₃/ \overline{IRQ}_1 is used as PB₃/AN₃ or as \overline{IRQ}_1 /TMIC.

Bit 3 IRQ1	Description	
0	Functions as PB ₃ /AN ₃ input pin	(initial value)
1	Functions as \overline{IRQ}_1 /TMIC input pin	
Note:	Rising or falling edge sensing can be selected for the $\overline{IRQ}_1/TMIC$ pin.	

For TMIC pin setting, see section 9.3.2 (1), Timer Mode Register C (TMC).

8.11.3 Pin Functions

Table 8.30 shows the port B pin functions.

Pin	Pin Functions and	Selection Met	hod						
PB ₇ /AN ₇	The pin function depends on bits CH3 to CH0 in AMR.								
	CH3 to CH0	Not		1011					
	Pin function	PB ₇ in	put pin	A	N ₇ in	out pin			
PB ₆ /AN ₆	The pin function dep	pends on bits C	H3 to CH0 in A	MR.					
	CH3 to CH0	Not	1010		10	10			
	Pin function	PB ₆ in	put pin	A	N ₆ in	out pin			
PB ₅ /AN ₅	The pin function dep	pends on bits C	H3 to CH0 in A	MR.					
	CH3 to CH0	Not	1001		10	01			
	Pin function	PB₅ in	put pin	A	N ₅ in	out pin			
PB ₄ /AN ₄	The pin function dep	pends on bits C	H3 to CH0 in A	MR.					
	CH3 to CH0	Not	1000						
	Pin function	PB4 in	put pin	AN₄ input pin					
PB ₃ /AN ₃ /IRQ ₁ / TMIC	The pin function dep bits TMC2 to TMC0		H3 to CH0 in A	MR and bit	t IRQ	1 in PMRB and			
	IRQ ₁	()		1				
	CH3 to CH0	Not 0111	0111		*				
	TMC2 to TMC0	:	*	Not 11	1	111			
	Pin function	PB ₃ input pin	AN ₃ input pin	IRQ ₁ inpu	ıt pin	TMIC input pin			
	Note: When this p disable the I	n is used as the RQ1 interrupt.	e TMIC input pi	n, clear IEI	N1 to	0 in IENR1 to			
PB ₂ /AN ₂	The pin function dep	pends on bits C	H3 to CH0 in A	MR.					
	CH3 to CH0		Not 0110			0110			
	Pin function	P	B ₂ input pin	AN ₂ input pin					
PB ₁ /AN ₁	The pin function dep	pends on bits C	H3 to CH0 in A	MR.					
	CH3 to CH0		Not 0101			Not 0000			
	Pin function	P	B ₁ input pin		A	N1 input pin			

RENESAS

Table 8.30Port B Pin Functions

Pin	Pin Functions and	Pin Functions and Selection Method						
PB ₀ /AN ₀	AN ₀ The pin function depends on bits CH3 to CH0 in AMR.							
	CH3 to CH0	Not 0100	0100					
	Pin function	PB ₀ input pin	AN ₀ input pin					
	<u> </u>		*- D't					

*: Don't care

8.12 Input/Output Data Inversion Function

8.12.1 Overview

With input pin RXD₃₂ and output pin TXD₃₂, the data can be handled in inverted form.




Figure 8.11 Input/Output Data Inversion Function

8.12.2 Register Configuration and Descriptions

Table 8.31 shows the registers used by the input/output data inversion function.

Table 8.31 Register Configuration

Name	Abbr.	R/W	Address
Serial port control register	SPCR	R/W	H'FF91

Serial Port Control Register (SPCR)

Bit	7	6	5	4	3	2	1	0
	_	—	SPC32		SCINV3	SCINV2	—	_
Initial value	1	1	0	_	0	0	_	_
Read/Write	—	—	R/W	W	R/W	R/W	W	W

SPCR is an 8-bit readable/writable register that performs RXD_{32} and TXD_{32} pin input/output data inversion switching.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

Bit 5: P4₂/TXD₃₂ pin function switch (SPC32)

This bit selects whether pin P42/TXD32 is used as P42 or as TXD32.

Bit 5 SPC32	Description	
0	Functions as P4 ₂ I/O pin	(initial value)
1	Functions as TXD ₃₂ output pin*	
Note: * 9	Set the TE bit in SCR3 after setting this bit to 1	

Note: * Set the TE bit in SCR3 after setting this bit to 1.

Bit 4: Reserved bit

Bit 4 is reserved; it can only be written with 0.

Bit 3: TXD₃₂ pin output data inversion switch

Bit 3 specifies whether or not TXD₃₂ pin output data is to be inverted.

Bit 3 SCINV3	Description	
0	TXD ₃₂ output data is not inverted	(initial value)
1	TXD ₃₂ output data is inverted	

Renesas

Bit 2: RXD₃₂ pin input data inversion switch

Bit 2 specifies whether or not RXD₃₂ pin input data is to be inverted.

Bit 2 SCINV2	Description	
0	RXD ₃₂ input data is not inverted	(initial value)
1	RXD ₃₂ input data is inverted	

Bits 1 and 0: Reserved bits

Bits 1 and 0 are reserved; they can only be written with 0.

8.12.3 Note on Modification of Serial Port Control Register

When a serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying a serial port control register, do so in a state in which data changes are invalidated.

8.13 Application Note

8.13.1 The Management of the Un-Use Terminal

If an I/O pin not used by the user system is floating, pull it up or down.

- If an unused pin is an input pin, handle it in one of the following ways:
 - Pull it up to V_{CC} with an on-chip pull-up MOS.
 - Pull it up to V_{CC} with an external resistor of approximately 100 k Ω .
 - Pull it down to V_{SS} with an external resistor of approximately 100 k Ω .
 - For a pin also used by the A/D converter, pull it up to AV_{CC} .
- If an unused pin is an output pin, handle it in one of the following ways:
 - Set the output of the unused pin to high and pull it up to V_{CC} with an on-chip pull-up MOS.
 - Set the output of the unused pin to high and pull it up to V_{CC} with an external resistor of approximately 100 k Ω .
 - Set the output of the unused pin to low and pull it down to GND with an external resistor of approximately 100 k Ω .

Rev. 4.00, 05/03, page 225 of 562

Rev. 4.00, 05/03, page 226 of 562

Section 9 Timers

9.1 Overview

The H8/38024 Group provides six timers: timers A, C, F, G, and a watchdog timer, and an asynchronous event counter. The functions of these timers are outlined in table 9.1.

Table 9.1Timer Functions

Name	Fu	inctions	Internal Clock	Event Input Pin	Waveform Output Pin	Remarks
Timer A	•	8-bit timer	φ/8 to φ/8192	_	_	
	•	Interval function	⁻ (8 choices)			
	•	Time base	ϕ_W /128 (choice of 4 overflow periods)	_		
Timer C	٠	8-bit timer	φ/4 to φ/8192, φ _W /4	TMIC	_	Up-count/
	•	Interval function	(7 choices)			down-count
	•	Event counting function				controllable by software or
	•	Up-count/down-count selectable				hardware
Timer F	•	16-bit timer	$\phi/4$ to $\phi/32$, $\phi_W/4$	TMIF	TMOFL	
	•	Event counting function	(4 choices)		TMOFH	
	•	Also usable as two independent 8-bit timers				
	•	Output compare output function				
Timer G	•	8-bit timer	φ/2 to φ/64, φ _W /4	TMIG	_	Counter clearing
	•	Input capture function	(4 choices)			option
	•	Interval function				Built-in capture input signal noise canceler
Watchdog timer	•	Reset signal generated when 8-bit counter overflows	φ/8192 φ _W /32	_	_	
Asynchro-	•	16-bit counter	φ/2 to φ/8	AEVL	_	
nous event counter	•	Also usable as two independent 8-bit counters	(3 choices)	AEVH IRQAEC		
	•	Counts events asynchronous to ϕ and ϕw				
	•	Can count asynchronous events (rising/falling/both edges) independ-ently of the MCU's internal clock				

9.2 Timer A

9.2.1 Overview

Timer A is an 8-bit timer with interval timing and real-time clock time-base functions. The clock time-base function is available when a 32.768 kHz crystal oscillator is connected.

1. Features

Features of timer A are given below.

- Choice of eight internal clock sources (φ/8192, φ/4096, φ/2048, φ/512, φ/256, φ/128, φ/32, φ/8).
- Choice of four overflow periods (1 s, 0.5 s, 0.25 s, 31.25 ms) when timer A is used as a clock time base (using a 32.768 kHz crystal oscillator).
- An interrupt is requested when the counter overflows.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

2. Block diagram

Figure 9.1 shows a block diagram of timer A.




Figure 9.1 Block Diagram of Timer A

3. Register configuration

Table 9.2 shows the register configuration of timer A.

Table 9.2Timer A Registers

Name	Abbr.	R/W	Initial Value	Address
Timer mode register A	TMA	R/W	—	H'FFB0
Timer counter A	TCA	R	H'00	H'FFB1
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

9.2.2 Register Descriptions

1. Timer mode register A (TMA)

Bit	7	6	5	4	3	2	1	0
	—				TMA3	TMA2	TMA1	TMA0
Initial value		_		1	0	0	0	0
Read/Write	W	W	W		R/W	R/W	R/W	R/W

TMA is an 8-bit read/write register for selecting the prescaler, and input clock.

Bits 7 to 5: Reserved bits

Bits 7 to 5 are reserved; only 0 can be written to these bits.

Bit 4: Reserved bit

Bit 4 is reserved; it is always read as 1, and cannot be modified.

Bits 3 to 0: Internal clock select (TMA3 to TMA0)

Bits 3 to 0 select the clock input to TCA. The selection is made as follows.

				Description	
Bit 3 TMA3	Bit 2 TMA2	Bit 1 TMA1	Bit 0 TMA0	Prescaler and Divider Ratio or Overflow Period	Function
0	0	0	0	PSS,	Interval timer
			1	PSS,	_
		1	0	PSS,	_
			1	PSS, φ/512	_
	1	0	0	PSS,	-
			1	PSS,	-
		1	0	PSS,	=
			1	PSS,	=
1	0	0	0	PSW, 1 s	Clock time
			1	PSW, 0.5 s	base
		1	0	PSW, 0.25 s	(when using
			1	PSW, 0.03125 s	32.768 kHz)
	1	0	0	PSW and TCA are reset	-
			1		
		1	0		
			1	_	

2. Timer counter A (TCA)

Bit	7	6	5	4	3	2	1	0
	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCA is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TMA3 to TMA0 in timer mode register A (TMA). TCA values can be read by the CPU in active mode, but cannot be read in subactive mode. When TCA overflows, the IRRTA bit in interrupt request register 1 (IRR1) is set to 1.

TCA is cleared by setting bits TMA3 and TMA2 of TMA to 11.

Upon reset, TCA is initialized to H'00.

3. Clock stop register 1 (CKSTPR1)

Bit:	7	6	5	4	3	2	1	0
	—		S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value:	1	1	1	1	1	1	1	1
Read/Write:	—		R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer A is described here. For details of the other bits, see the sections on the relevant modules.

Bit 0: Timer A module standby mode control (TACKSTP)

Bit 0 controls setting and clearing of module standby mode for timer A.

TACKSTP	Description	
0	Timer A is set to module standby mode	
1	Timer A module standby mode is cleared	(initial value)

9.2.3 Timer Operation

1. Interval timer operation

When bit TMA3 in timer mode register A (TMA) is cleared to 0, timer A functions as an 8-bit interval timer.

Upon reset, TCA is cleared to H'00 and bit TMA3 is cleared to 0, so up-counting and interval timing resume immediately. The clock input to timer A is selected by bits TMA2 to TMA0 in TMA; any of eight internal clock signals output by prescaler S can be selected.

After the count value in TCA reaches H'FF, the next clock signal input causes timer A to overflow, setting bit IRRTA to 1 in interrupt request register 1 (IRR1). If IENTA = 1 in interrupt enable register 1 (IENR1), a CPU interrupt is requested.*

At overflow, TCA returns to H'00 and starts counting up again. In this mode timer A functions as an interval timer that generates an overflow output at intervals of 256 input clock pulses.

Note: * For details on interrupts, see section 3.3, Interrupts.

2. Real-time clock time base operation

When bit TMA3 in TMA is set to 1, timer A functions as a real-time clock time base by counting clock signals output by prescaler W. The overflow period of timer A is set by bits TMA1 and TMA0 in TMA. A choice of four periods is available. In time base operation (TMA3 = 1), setting bit TMA2 to 1 clears both TCA and prescaler W to their initial values of H'00.

9.2.4 Timer A Operation States

Table 9.3 summarizes the timer A operation states.

Table 9.3Timer A Operation States

Oper	ation Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
TCA	Interval	Reset	Functions	Functions	Halted	Halted	Halted	Halted	Halted
	Clock time base	Reset	Functions	Functions	Functions	Functions	Functions	Halted	Halted
TMA		Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: When the real-time clock time base function is selected as the internal clock of TCA in active mode or sleep mode, the internal clock is not synchronous with the system clock, so it is synchronized by a synchronizing circuit. This may result in a maximum error of $1/\phi$ (s) in the count cycle.

9.2.5 Application Note

When bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) is cleared to 0, bit 3 (TMA3) of the timer mode register A (TMA) cannot be rewritten.

Set bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) to 1 before rewriting bit 3 (TMA3) of the timer mode register A (TMA).

9.3 Timer C

9.3.1 Overview

Timer C is an 8-bit timer that increments or decrements each time a clock pulse is input. This timer has two operation modes, interval and auto reload.


1. Features

Features of timer C are given below.

- Choice of seven internal clock sources (φ/8192, φ/2048, φ/512, φ/64, φ/16, φ/4, φ_W/4) or an external clock (can be used to count external events).
- An interrupt is requested when the counter overflows.
- Up/down-counter switching is possible by hardware or software.
- Subactive mode or subsleep mode operation is possible when $\phi_W/4$ is selected as the internal clock, or when an external clock is selected.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

2. Block diagram

Figure 9.2 shows a block diagram of timer C.





3. Pin configuration

Table 9.4 shows the timer C pin configuration.

Table 9.4Pin Configuration

Name	Abbr.	I/O	Function
Timer C event input	TMIC	Input	Input pin for event input to TCC
Timer C up/down select	UD	Input	Timer C up/down-count selection

4. Register configuration

Table 9.5 shows the register configuration of timer C.

Table 9.5Timer C Registers

Name	Abbr.	R/W	Initial Value	Address
Timer mode register C	TMC	R/W	H'18	H'FFB4
Timer counter C	TCC	R	H'00	H'FFB5
Timer load register C	TLC	W	H'00	H'FFB5
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

9.3.2 Register Descriptions

1. Timer mode register C (TMC)

Bit	7	6	5	4	3	2	1	0
	TMC7	TMC6	TMC5	_		TMC2	TMC1	тмс0
Initial value	0	0	0	1	1	0	0	0
Read/Write	R/W	R/W	R/W			R/W	R/W	R/W

TMC is an 8-bit read/write register for selecting the auto-reload function and input clock, and performing up/down-counter control.

Upon reset, TMC is initialized to H'18.

Bit 7: Auto-reload function select (TMC7)

Bit 7 selects whether timer C is used as an interval timer or auto-reload timer.

Bit 7 TMC7	Description	
0	Interval timer function selected	(initial value)
1	Auto-reload function selected	

Bits 6 and 5: Counter up/down control (TMC6, TMC5)

Selects whether TCC up/down control is performed by hardware using UD pin input, or whether TCC functions as an up-counter or a down-counter.

Bit 6 TMC6	Bit 5 TMC5	Description	
0	0	TCC is an up-counter	(initial value)
0	1	TCC is a down-counter	
1	*	Hardware control by UD pin input UD pin input high: Down-counter UD pin input low: Up-counter	
			* D #

*: Don't care

Bits 4 and 3: Reserved bits

Bits 4 and 3 are reserved; they are always read as 1 and cannot be modified.

Bits 2 to 0: Clock select (TMC2 to TMC0)

Bits 2 to 0 select the clock input to TCC. For external event counting, either the rising or falling edge can be selected.

Bit 2	Bit 1	Bit 0		
TMC2	TMC1	TMC0	Description	
0	0	0	Internal clock: ø/8192	(initial value)
0	0	1	Internal clock:	
0	1	0	Internal clock: ø/512	
0	1	1	Internal clock: ø/64	
1	0	0	Internal clock: ø/16	
1	0	1	Internal clock:	
1	1	0	Internal clock: $\phi_W/4$	
1	1	1	External event (TMIC): rising or falling edge*	

Note: * The edge of the external event signal is selected by bit IEG1 in the IRQ edge select register (IEGR). See 1. IRQ edge select register (IEGR) in section 3.3.2 for details. IRQ1 in port mode register B (PMRB) must be set to 1 before setting 111 in bits TMC2 to TMC0.

2. Timer counter C (TCC)

Bit	7	6	5	4	3	2	1	0
	TCC7	TCC6	TCC5	TCC4	TCC3	TCC2	TCC1	тсс0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCC is an 8-bit read-only up/down-counter, which is incremented or decremented by internal clock or external event input. The clock source for input to this counter is selected by bits TMC2 to TMC0 in timer mode register C (TMC). TCC values can be read by the CPU at any time.

When TCC overflows from H'FF to H'00 or to the value set in TLC, or underflows from H'00 to H'FF or to the value set in TLC, the IRRTC bit in IRR2 is set to 1.

TCC is allocated to the same address as TLC.

Upon reset, TCC is initialized to H'00.

3. Timer load register C (TLC)

Bit	7	6	5	4	3	2	1	0
	TLC7	TLC6	TLC5	TLC4	TLC3	TLC2	TLC1	TLC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

TLC is an 8-bit write-only register for setting the reload value of timer counter C (TCC).

When a reload value is set in TLC, the same value is loaded into timer counter C as well, and TCC starts counting up/down from that value. When TCC overflows or underflows during operation in auto-reload mode, the TLC value is loaded into TCC. Accordingly, overflow/underflow period can be set within the range of 1 to 256 input clocks.

The same address is allocated to TLC as to TCC.

Upon reset, TLC is initialized to H'00.

4. Clock stop register 1 (CKSTPR1)

Bit:	7	6	5	4	3	2	1	0
	—	_	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value:	1	1	1	1	1	1	1	1
Read/Write:	_	_	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer C is described here. For details of the other bits, see the sections on the relevant modules.

Bit 1: Timer C module standby mode control (TCCKSTP)

Bit 1 controls setting and clearing of module standby mode for timer C.

TCCKSTP	Description	
0	Timer C is set to module standby mode	
1	Timer C module standby mode is cleared	(initial value)

9.3.3 Timer Operation

1. Interval timer operation

When bit TMC7 in timer mode register C (TMC) is cleared to 0, timer C functions as an 8-bit interval timer.

Upon reset, TCC is initialized to H'00 and TMC to H'18, so TCC continues up-counting as an interval up-counter without halting immediately after a reset. The timer C operating clock is selected from seven internal clock signals output by prescalers S and W, or an external clock input at pin TMIC. The selection is made by bits TMC2 to TMC0 in TMC.

TCC up/down-count control can be performed either by software or hardware. The selection is made by bits TMC6 and TMC5 in TMC.

After the count value in TCC reaches H'FF (H'00), the next clock input causes timer C to overflow (underflow), setting bit IRRTC in IRR2 to 1. If IENTC = 1 in interrupt enable register 2 (IENR2), a CPU interrupt is requested.

At overflow (underflow), TCC returns to H'00 (H'FF) and starts counting up (down) again.

During interval timer operation (TMC7 = 0), when a value is set in timer load register C (TLC), the same value is set in TCC.

Note: For details on interrupts, see section 3.3, Interrupts.

Rev. 4.00, 05/03, page 239 of 562

2. Auto-reload timer operation

Setting bit TMC7 in TMC to 1 causes timer C to function as an 8-bit auto-reload timer. When a reload value is set in TLC, the same value is loaded into TCC, becoming the value from which TCC starts its count.

After the count value in TCC reaches H'FF (H'00), the next clock signal input causes timer C to overflow/underflow. The TLC value is then loaded into TCC, and the count continues from that value. The overflow/underflow period can be set within a range from 1 to 256 input clocks, depending on the TLC value.

The clock sources, up/down control, and interrupts in auto-reload mode are the same as in interval mode.

In auto-reload mode (TMC7 = 1), when a new value is set in TLC, the TLC value is also set in TCC.

3. Event counter operation

Timer C can operate as an event counter, counting rising or falling edges of an external event signal input at pin TMIC. External event counting is selected by setting bits TMC2 to TMC0 in timer mode register C (TMC) to all 1s (111). TCC counts up/down at the rising/falling edge of an external event signal input at pin TMIC.

When timer C is used to count external event input, bit IRQ1 in PMRB should be set to 1 and bit IEN1 in IENR1 cleared to 0 to disable interrupt IRQ1 requests.

4. TCC up/down control by hardware

With timer C, TCC up/down control can be performed by UD pin input. When bit TMC6 in TMC is set to 1, TCC functions as an up-counter when UD pin input is low, and as a down-counter when high.

When using UD pin input, set bit UD in PMR3 to 1.

9.3.4 Timer C Operation States

Table 9.6 summarizes the timer C operation states.

Table 9.6Timer C Operation States

Operat	tion Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
тсс	Interval	Reset	Functions	Functions	Halted		Functions/ Halted [*]	Halted	Halted
	Auto reload	Reset	Functions	Functions	Halted		Functions/ Halted [*]	Halted	Halted
TMC		Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: * When ϕ w/4 is selected as the TCC internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of 1/ ϕ (s). When the counter is operated in subactive mode or subsleep mode, either select ϕ w/4 as the internal clock or select an external clock. The counter will not operate on any other internal clock. If ϕ w/4 is selected as the internal clock for the counter when ϕ w/8 has been selected as subclock ϕ_{SUB} , the lower 2 bits of the counter operate on the same cycle, and the operation of the least significant bit is unrelated to the operation of the counter.

9.4 Timer F

9.4.1 Overview

Timer F is a 16-bit timer with a built-in output compare function. As well as counting external events, timer F also provides for counter resetting, interrupt request generation, toggle output, etc., using compare match signals. Timer F can also be used as two independent 8-bit timers (timer FH and timer FL).

1. Features

Features of timer F are given below.

- Choice of four internal clock sources (φ/32, φ/16, φ/4, φw/4) or an external clock (can be used as an external event counter)
- TMOFH/TMOFL pin toggle output provided using a single compare match signal (toggle output initial value can be set)
- Counter resetting by a compare match signal
- Two interrupt sources: one compare match, one overflow
- Can operate as two independent 8-bit timers (timer FH and timer FL) (in 8-bit mode).

	Timer FH 8-Bit Timer [*]	Timer FL 8-Bit Timer/Event Counter
Internal clock	Choice of 4 (\$\phi/32, \$\phi/16, \$\phi/4, \$\phiw/4)	
Event input	—	TMIF pin
Toggle output	One compare match signal, output to TMOFH pin(initial value settable)	One compare match signal, output to TMOFL pin (initial value settable)
Counter reset	Counter can be reset by compare mate	ch signal
Interrupt sources	One compare match One overflow	

Note: * When timer F operates as a 16-bit timer, it operates on the timer FL overflow signal.

- Operation in watch mode, subactive mode, and subsleep mode
 When φw/4 is selected as the internal clock, timer F can operate in watch mode, subactive mode, and subsleep mode.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

Renesas

2. Block diagram

Figure 9.3 shows a block diagram of timer F.




Figure 9.3 Block Diagram of Timer F

3. Pin configuration

Table 9.7 shows the timer F pin configuration.

Table 9.7Pin Configuration

Name	Abbr.	I/O	Function
Timer F event input	TMIF	Input	Event input pin for input to TCFL
Timer FH output	TMOFH	Output	Timer FH toggle output pin
Timer FL output	TMOFL	Output	Timer FL toggle output pin

4. Register configuration


Table 9.8 shows the register configuration of timer F.

Table 9.8Timer F Registers

Name	Abbr.	R/W	Initial Value	Address
Timer control register F	TCRF	W	H'00	H'FFB6
Timer control/status register F	TCSRF	R/W	H'00	H'FFB7
8-bit timer counter FH	TCFH	R/W	H'00	H'FFB8
8-bit timer counter FL	TCFL	R/W	H'00	H'FFB9
Output compare register FH	OCRFH	R/W	H'FF	H'FFBA
Output compare register FL	OCRFL	R/W	H'FF	H'FFBB
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

9.4.2 Register Descriptions

16-bit timer counter (TCF)
 8-bit timer counter (TCFH)
 8-bit timer counter (TCFL)



TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer counters TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the upper 8 bits and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit counters.

TCFH and TCFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see section 9.4.3, CPU Interface.

TCFH and TCFL are each initialized to H'00 upon reset.

a. 16-bit mode (TCF)

When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TCF input clock is selected by bits CKSL2 to CKSL0 in TCRF.

TCF can be cleared in the event of a compare match by means of CCLRH in TCSRF. When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 is 1, an interrupt request is sent to the CPU.

b. 8-bit mode (TCFL/TCFH)

When CKSH2 is set to 1 in TCRF, TCFH, and TCFL operate as two independent 8-bit counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (CKSL2 to CKSL0) in TCRF.

TCFH (TCFL) can be cleared in the event of a compare match by means of CCLRH (CCLRL) in TCSRF.

When TCFH (TCFL) overflows from H'FF to H'00, OVFH (OVFL) is set to 1 in TCSRF. If OVIEH (OVIEL) in TCSRF is 1 at this time, IRRTFH (IRRTFL) is set to 1 in IRR2, and if IENTFH (IENTFL) in IENR2 is 1, an interrupt request is sent to the CPU.

Rev. 4.00, 05/03, page 245 of 562

16-bit output compare register (OCRF)
 8-bit output compare register (OCRFH)
 8-bit output compare register (OCRFL)

								OC	RF							
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	OCRFH							OC	RFL							

OCRF is a 16-bit read/write register composed of the two registers OCRFH and OCRFL. In addition to the use of OCRF as a 16-bit register with OCRFH as the upper 8 bits and OCRFL as the lower 8 bits, OCRFH and OCRFL can also be used as independent 8-bit registers.

OCRFH and OCRFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see section 9.4.3, CPU Interface.

OCRFH and OCRFL are each initialized to H'FF upon reset.

a. 16-bit mode (OCRF)

When CKSH2 is cleared to 0 in TCRF, OCRF operates as a 16-bit register. OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. At the same time, IRRTFH is set to 1 in IRR2. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin by means of compare matches, and the output level can be set (high or low) by means of TOLH in TCRF.

b. 8-bit mode (OCRFH/OCRFL)

When CKSH2 is set to 1 in TCRF, OCRFH, and OCRFL operate as two independent 8-bit registers. OCRFH contents are compared with TCFH, and OCRFL contents are with TCFL. When the OCRFH (OCRFL) and TCFH (TCFL) values match, CMFH (CMFL) is set to 1 in TCSRF. At the same time, IRRTFH (IRRTFL) is set to 1 in IRR2. If IENTFH (IENTFL) in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin (TMOFL pin) by means of compare matches, and the output level can be set (high or low) by means of TOLH (TOLL) in TCRF.

3. Timer control register F (TCRF)

Bit:	7	6	5	4	3	2	1	0
	TOLH	CKSH2	CKSH1	CKSH0	TOLL	CKSL2	CKSL1	CKSL0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	W	W	W	W	W	W	W	W

TCRF is an 8-bit write-only register that switches between 16-bit mode and 8-bit mode, selects the input clock from among four internal clock sources or external event input, and sets the output level of the TMOFH and TMOFL pins.

TCRF is initialized to H'00 upon reset.

Bit 7: Toggle output level H (TOLH)

Bit 7 sets the TMOFH pin output level. The output level is effective immediately after this bit is written.

Bit 7 TOLH	Description	
0	Low level	(initial value)
1	High level	

Bits 6 to 4: Clock select H (CKSH2 to CKSH0)

Bits 6 to 4 select the clock input to TCFH from among four internal clock sources or TCFL overflow.

Bit 6 CKSH2	Bit 5 CKSH1	Bit 4 CKSH0	Description	
0	0	0	16-bit mode, counting on TCFL overflow signal	(initial value)
0	0	1	_	
0	1	0	_	
0	1	1	Use prohibited	
1	0	0	Internal clock: counting on	
1	0	1	Internal clock: counting on	
1	1	0	Internal clock: counting on	
1	1	1	Internal clock: counting on ϕ w/4	

Bit 3: Toggle output level L (TOLL)

Bit 3 sets the TMOFL pin output level. The output level is effective immediately after this bit is written.

Bit 3 TOLL	Description	
0	Low level	(initial value)
1	High level	

Bits 2 to 0: Clock select L (CKSL2 to CKSL0)

Bits 2 to 0 select the clock input to TCFL from among four internal clock sources or external event input.

Bit 2 CKSL2	Bit 1 CKSL1	Bit 0 CKSL0	Description
0	0	0	Counting on external event (TMIF) rising/falling edge*
0	0	1	(initial value)
0	1	0	_
0	1	1	Use prohibited
1	0	0	Internal clock: counting on
1	0	1	Internal clock: counting on $\phi/16$
1	1	0	Internal clock: counting on $\phi/4$
1	1	1	Internal clock: counting on ϕ w/4

Note: * External event edge selection is set by IEG3 in the IRQ edge select register (IEGR). For details, see 1. IRQ edge select register (IEGR) in section 3.3.2.

Note that the timer F counter may increment if the setting of IRQ3 in port mode register 1 (PMR1) is changed from 0 to 1 while the TMIF pin is low in order to change the TMIF pin function.

4. Timer control/status register F (TCSRF)

Bit:	7	6	5	4	3	2	1	0
	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL
Initial value:	0	0	0	0	0	0	0	0

Note: * Bits 7, 6, 3, and 2 can only be written with 0, for flag clearing.

TCSRF is an 8-bit read/write register that performs counter clear selection, overflow flag setting, and compare match flag setting, and controls enabling of overflow interrupt requests.

TCSRF is initialized to H'00 upon reset.

Bit 7: Timer overflow flag H (OVFH)

Bit 7 is a status flag indicating that TCFH has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 7 OVFH	Description	
0	Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH	(initial value)
1	Setting condition: Set when TCFH overflows from H'FF to H'00	

Bit 6: Compare match flag H (CMFH)

Bit 6 is a status flag indicating that TCFH has matched OCRFH. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 6 CMFH	Description	
0	Clearing condition: After reading CMFH = 1, cleared by writing 0 to CMFH	(initial value)
1	Setting condition: Set when the TCFH value matches the OCRFH value	

Bit 5: Timer overflow interrupt enable H (OVIEH)

Bit 5 selects enabling or disabling of interrupt generation when TCFH overflows.

Bit 5 OVIEH	Description	
0	TCFH overflow interrupt request is disabled	(initial value)
1	TCFH overflow interrupt request is enabled	

Bit 4: Counter clear H (CCLRH)

In 16-bit mode, bit 4 selects whether TCF is cleared when TCF and OCRF match.

In 8-bit mode, bit 4 selects whether TCFH is cleared when TCFH and OCRFH match.

Bit 4 CCLRH	Description	
0	16-bit mode: TCF clearing by compare match is disabled 8-bit mode: TCFH clearing by compare match is disabled	(initial value)
1	16-bit mode: TCF clearing by compare match is enabled 8-bit mode: TCFH clearing by compare match is enabled	

Bit 3: Timer overflow flag L (OVFL)

Bit 3 is a status flag indicating that TCFL has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 3 OVFL	Description	
0	Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL	(initial value)
1	Setting condition: Set when TCFL overflows from H'FF to H'00	

Bit 2: Compare match flag L (CMFL)

Bit 2 is a status flag indicating that TCFL has matched OCRFL. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 2 CMFL	Description	
0	Clearing condition: After reading CMFL = 1, cleared by writing 0 to CMFL	(initial value)
1	Setting condition: Set when the TCFL value matches the OCRFL value	

Bit 1: Timer overflow interrupt enable L (OVIEL)

Bit 1 selects enabling or disabling of interrupt generation when TCFL overflows.


Bit 1 OVIEL	Description	
0	TCFL overflow interrupt request is disabled	(initial value)
1	TCFL overflow interrupt request is enabled	

Bit 0: Counter clear L (CCLRL)

Bit 0 selects whether TCFL is cleared when TCFL and OCRFL match.

Bit 0	- · · ·	
CCLRL	Description	
0	TCFL clearing by compare match is disabled	(initial value)
1	TCFL clearing by compare match is enabled	

5. Clock stop register 1 (CKSTPR1)



CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer F is described here. For details of the other bits, see the sections on the relevant modules.

Bit 2: Timer F module standby mode control (TFCKSTP)

Bit 2 controls setting and clearing of module standby mode for timer F.

TFCKSTP	Description	
0	Timer F is set to module standby mode	
1	Timer F module standby mode is cleared	(initial value)

9.4.3 CPU Interface

TCF and OCRF are 16-bit read/write registers, but the CPU is connected to the on-chip peripheral modules by an 8-bit data bus. When the CPU accesses these registers, it therefore uses an 8-bit temporary register (TEMP).

In 16-bit mode, TCF read/write access and OCRF write access must be performed 16 bits at a time (using two consecutive byte-size MOV instructions), and the upper byte must be accessed before the lower byte. Data will not be transferred correctly if only the upper byte or only the lower byte is accessed.

In 8-bit mode, there are no restrictions on the order of access.

1. Write access

Write access to the upper byte results in transfer of the upper-byte write data to TEMP. Next, write access to the lower byte results in transfer of the data in TEMP to the upper register byte, and direct transfer of the lower-byte write data to the lower register byte.



Figure 9.4 shows an example in which H'AA55 is written to TCF.




Figure 9.4 Write Access to TCF (CPU \rightarrow TCF)

2. Read access

In access to TCF, when the upper byte is read the upper-byte data is transferred directly to the CPU and the lower-byte data is transferred to TEMP. Next, when the lower byte is read, the lower-byte data in TEMP is transferred to the CPU.

In access to OCRF, when the upper byte is read the upper-byte data is transferred directly to the CPU. When the lower byte is read, the lower-byte data is transferred directly to the CPU.

Figure 9.5 shows an example in which TCF is read when it contains H'AAFF.




Figure 9.5 Read Access to TCF (TCF \rightarrow CPU)

9.4.4 Operation

Timer F is a 16-bit counter that increments on each input clock pulse. The timer F value is constantly compared with the value set in output compare register F, and the counter can be cleared, an interrupt requested, or port output toggled, when the two values match. Timer F can also function as two independent 8-bit timers.

1. Timer F operation

Timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operation in each of these modes is described below.

a. Operation in 16-bit timer mode

When CKSH2 is cleared to 0 in timer control register F (TCRF), timer F operates as a 16-bit timer.

Following a reset, timer counter F (TCF) is initialized to H'0000, output compare register F (OCRF) to H'FFFF, and timer control register F (TCRF) and timer control/status register F (TCSRF) to H'00. The counter starts incrementing on external event (TMIF) input. The external event edge selection is set by IEG3 in the IRQ edge select register (IEGR).

The timer F operating clock can be selected from three internal clocks output by prescaler S or an external clock by means of bits CKSL2 to CKSL0 in TCRF.

OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU, and at the same time, TMOFH pin output is toggled. If CCLRH in TCSRF is 1, TCF is cleared. TMOFH pin output can also be set by TOLH in TCRF.

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF and IENTFH in IENR2 are both 1, an interrupt request is sent to the CPU.

b. Operation in 8-bit timer mode

When CKSH2 is set to 1 in TCRF, TCF operates as two independent 8-bit timers, TCFH and TCFL. The TCFH/TCFL input clock is selected by CKSH2 to CKSH0/CKSL2 to CKSL0 in TCRF.

When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set to 1 in TCSRF. If IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the CPU, and at the same time, TMOFH pin/TMOFL pin output is toggled. If CCLRH/CCLRL in TCSRF is 1, TCFH/TCFL is cleared. TMOFH pin/TMOFL pin output can also be set by TOLH/TOLL in TCRF.

When TCFH/TCFL overflows from H'FF to H'00, OVFH/OVFL is set to 1 in TCSRF. If OVIEH/OVIEL in TCSRF and IENTFH/IENTFL in IENR2 are both 1, an interrupt request is sent to the CPU.

2. TCF increment timing

TCF is incremented by clock input (internal clock or external event input).

a. Internal clock operation

Bits CKSH2 to CKSH0 or CKSL2 to CKSL0 in TCRF select one of four internal clock sources ($\phi/32$, $\phi/16$, $\phi/4$, or ϕ w/4) created by dividing the system clock (ϕ or ϕ w).

b. External event operation

External event input is selected by clearing CKSL2 to 0 in TCRF. TCF can increment on either the rising or falling edge of external event input. External event edge selection is set by IEG3 in the interrupt controller's IEGR register. An external event pulse width of at least 2 system clocks (ϕ) is necessary. Shorter pulses will not be counted correctly.

3. TMOFH/TMOFL output timing

In TMOFH/TMOFL output, the value set in TOLH/TOLL in TCRF is output. The output is toggled by the occurrence of a compare match. Figure 9.6 shows the output timing.




Figure 9.6 TMOFH/TMOFL Output Timing

4. TCF clear timing

TCF can be cleared by a compare match with OCRF.

5. Timer overflow flag (OVF) set timing

OVF is set to 1 when TCF overflows from H'FFFF to H'0000.

6. Compare match flag set timing

The compare match flag (CMFH or CMFL) is set to 1 when the TCF and OCRF values match. The compare match signal is generated in the last state during which the values match (when TCF is updated from the matching value to a new value). When TCF matches OCRF, the compare match signal is not generated until the next counter clock.

7. Timer F operation modes

Timer F operation modes are shown in table 9.9.

					Sub-	Sub-		Module
Operation Mode	Reset	Active	Sleep	Watch	active	sleep	Standby	Standby
TCF	Reset	Functions	Functions	Functions/ Halted [*]	Functions/ Halted [*]	Functions/ Halted [*]	Halted	Halted
OCRF	Reset	Functions	Held	Held	Functions	Held	Held	Held
TCRF	Reset	Functions	Held	Held	Functions	Held	Held	Held
TCSRF	Reset	Functions	Held	Held	Functions	Held	Held	Held

Table 9.9Timer F Operation Modes

Note: * When $\phi_w/4$ is selected as the TCF internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of $1/\phi$ (s). When the counter is operated in subactive mode, watch mode, or subsleep mode, $\phi_w/4$ must be selected as the internal clock. The counter will not operate if any other internal clock is selected.

9.4.5 Application Notes

The following types of contention and operation can occur when timer F is used.

1. 16-bit timer mode

In toggle output, TMOFH pin output is toggled when all 16 bits match and a compare match signal is generated. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write. TMOFL pin output is unstable in 16-bit mode, and should not be used; the TMOFL pin should be used as a port pin.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

Compare match flag CMFH is set when all 16 bits match and a compare match signal is generated. Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisfied.

When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied when the lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

2. 8-bit timer mode

a. TCFH, OCRFH

In toggle output, TMOFH pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write.

If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. The compare match signal is output in synchronization with the TCFH clock.

If a TCFH write and overflow signal output occur simultaneously, the overflow signal is not output.

b. TCFL, OCRFL

In toggle output, TMOFL pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLL data is output to the TMOFL pin as a result of the TCRF write.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

3. Clear timer FH, timer FL interrupt request flags (IRRTFH, IRRTFL), timer overflow flags H, L (OVFH, OVFL) and compare match flags H, L (CMFH, CMFL)

When $\phi w/4$ is selected as the internal clock, "Interrupt factor generation signal" will be operated with ϕw and the signal will be outputted with ϕw width. And, "Overflow signal" and "Compare match signal" are controlled with 2 cycles of ϕw signals. Those signals are outputted with 2 cycles width of ϕw (figure 9.7)

In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag during the term of validity of "Interrupt factor generation signal", same interrupt request flag is set. (figure 9.7 (1)) And, you cannot be cleared timer overflow flag and compare match flag during the term of validity of "Overflow signal" and "Compare match signal".

For interrupt request flag is set right after interrupt request is cleared, interrupt process to one time timer FH, timer FL interrupt might be repeated. (figure 9.7 (2)) Therefore, to definitely clear interrupt request flag in active (high-speed, medium-speed) mode, clear should be processed after the time that calculated with below (1) formula. And, to definitely clear timer overflow flag and compare match flag, clear should be processed after read timer control status register F (TCSRF) after the time that calculated with below (1) formula. For ST of (1) formula, please substitute the longest number of execution states in used instruction. (10 states of RTE instruction when MULXU, DIVXU instruction is not used, 14 states when MULXU, DIVXU instruction is used) In subactive mode, there are not limitation for interrupt request flag, timer overflow flag, and compare match flag clear.

The term of validity of "Interrupt factor generation signal"

= 1 cycle of ϕ w + waiting time for completion of executing instruction

+ interrupt time synchronized with $\phi = 1/\phi w + ST \times (1/\phi) + (2/\phi)$ (second).....(1)

ST: Executing number of execution states

Method 1 is recommended to operate for time efficiency.

Method 1

1. Prohibit interrupt in interrupt handling routine (set IENFH, IENFL to 0).

Renesas

Rev. 4.00, 05/03, page 259 of 562

- 2. After program process returned normal handling, clear interrupt request flags (IRRTFH, IRRTFL) after more than that calculated with (1) formula.
- 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).
- 4. Operate interrupt permission (set IENFH, IENFL to 1).

Method 2

- 1. Set interrupt handling routine time to more than time that calculated with (1) formula.
- 2. Clear interrupt request flags (IRRTFH, IRRTFL) at the end of interrupt handling routine.
- 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).

All above attentions are also applied in 16-bit mode and 8-bit mode.




Figure 9.7 Clear Interrupt Request Flag when Interrupt Factor Generation Signal is Valid

4. Timer counter (TCF) read/write

When $\phi w/4$ is selected as the internal clock in active (high-speed, medium-speed) mode, write on TCF is impossible. And, when read TCF, as the system clock and internal clock are mutually asynchronous, TCF synchronizes with synchronization circuit. This results in a maximum TCF read value error of ± 1 .

When read/write TCF in active (high-speed, medium-speed) mode is needed, please select internal clock except for $\phi w/4$ before read/write.

In subactive mode, even $\phi w/4$ is selected as the internal clock, normal read/write TCF is possible.

Rev. 4.00, 05/03, page 260 of 562

9.5 Timer G

9.5.1 Overview

Timer G is an 8-bit timer with dedicated input capture functions for the rising/falling edges of pulses input from the input capture input pin (input capture input signal). High-frequency component noise in the input capture input signal can be eliminated by a noise canceler, enabling accurate measurement of the input capture input signal duty cycle. If input capture input is not set, timer G functions as an 8-bit interval timer.

1. Features

Features of timer G are given below.

- Choice of four internal clock sources ($\phi/64$, $\phi/32$, $\phi/2$, $\phi w/4$)
- Dedicated input capture functions for rising and falling edges
- Level detection at counter overflow
- It is possible to detect whether overflow occurred when the input capture input signal was high or when it was low.
- Selection of whether or not the counter value is to be cleared at the input capture input signal rising edge, falling edge, or both edges
- Two interrupt sources: one input capture, one overflow. The input capture input signal rising or falling edge can be selected as the interrupt source.
- A built-in noise canceler eliminates high-frequency component noise in the input capture input signal.
- Watch mode, subactive mode, or subsleep mode operation is possible when $\phi w/4$ is selected as the internal clock.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

2. Block diagram

Figure 9.8 shows a block diagram of timer G.




Figure 9.8 Block Diagram of Timer G

3. Pin configuration

Table 9.10 shows the timer G pin configuration.

Table 9.10Pin Configuration

Name	Abbr.	I/O	Function
Input capture input	TMIG	Input	Input capture input pin

4. Register configuration

Table 9.11 shows the register configuration of timer G.

Table 9.11 Timer G Registers

Name	Abbr.	R/W	Initial Value	Address
Timer control register G	TMG	R/W	H'00	H'FFBC
Timer counter G	TCG	_	H'00	_
Input capture register GF	ICRGF	R	H'00	H'FFBD
Input capture register GR	ICRGR	R	H'00	H'FFBE
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

9.5.2 Register Descriptions

1. Timer counter G (TCG)

Bit:	7	6	5	4	3	2	1	0
	TCG7	TCG6	TCG5	TCG4	TCG3	TCG2	TCG1	TCG0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	—							

TCG is an 8-bit up-counter which is incremented by clock input. The input clock is selected by bits CKS1 and CKS0 in TMG.

TMIG in PMR1 is set to 1 to operate TCG as an input capture timer, or cleared to 0 to operate TCG as an interval timer^{*}. In input capture timer operation, the TCG value can be cleared by the rising edge, falling edge, or both edges of the input capture input signal, according to the setting made in TMG.

When TCG overflows from H'FF to H'00, if OVIE in TMG is 1, IRRTG in IRR2 is set to 1, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

Rev. 4.00, 05/03, page 263 of 562

TCG cannot be read or written by the CPU. It is initialized to H'00 upon reset.

Note: * An input capture signal may be generated when TMIG is modified.

2. Input capture register GF (ICRGF)

Bit:	7	6	5	4	3	2	1	0
	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGF0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	R	R	R	R	R	R	R	R

ICRGF is an 8-bit read-only register. When a falling edge of the input capture input signal is detected, the current TCG value is transferred to ICRGF. If IIEGS in TMG is 1 at this time, IRRTG in IRR2 is set to 1, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least 2ϕ or $2\phi_{SUB}$ (when the noise canceler is not used).

ICRGF is initialized to H'00 upon reset.

3. Input capture register GR (ICRGR)

Bit:	7	6	5	4	3	2	1	0
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGR0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	R	R	R	R	R	R	R	R

ICRGR is an 8-bit read-only register. When a rising edge of the input capture input signal is detected, the current TCG value is transferred to ICRGR. If IIEGS in TMG is 0 at this time, IRRTG in IRR2 is set to 1, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least 2ϕ or $2\phi_{SUB}$ (when the noise canceler is not used).

ICRGR is initialized to H'00 upon reset.

4. Timer mode register G (TMG)

Bit:	7	6	5	4	3	2	1	0
	OVFH	OVFL	OVIE	IIEGS	CCLR1	CCLR0	CKS1	CKS0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Bits 7 and 6 can only be written with 0, for flag clearing.

TMG is an 8-bit read/write register that performs TCG clock selection from four internal clock sources, counter clear selection, and edge selection for the input capture input signal interrupt request, controls enabling of overflow interrupt requests, and also contains the overflow flags.

TMG is initialized to H'00 upon reset.

Bit 7: Timer overflow flag H (OVFH)

Bit 7 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input capture input signal is high. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 7 OVFH	Description	
0	Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH	(initial value)
1	Setting condition: Set when TCG overflows from H'FF to H'00	

Bit 6: Timer overflow flag L (OVFL)

Bit 6 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input capture input signal is low, or in interval operation. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 6 OVFL	Description	
0	Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL	(initial value)
1	Setting condition: Set when TCG overflows from H'FF to H'00	

Bit 5: Timer overflow interrupt enable (OVIE)

Bit 5 selects enabling or disabling of interrupt generation when TCG overflows.

Bit 5 OVIE	Description	
0	TCG overflow interrupt request is disabled	(initial value)
1	TCG overflow interrupt request is enabled	

Bit 4: Input capture interrupt edge select (IIEGS)

Bit 4 selects the input capture input signal edge that generates an interrupt request.

Bit 4		
IIEGS	Description	
0	Interrupt generated on rising edge of input capture input signal	(initial value)
1	Interrupt generated on falling edge of input capture input signal	

Bits 3 and 2: Counter clear 1 and 0 (CCLR1, CCLR0)

Bits 3 and 2 specify whether or not TCG is cleared by the rising edge, falling edge, or both edges of the input capture input signal.

Bit 3 CCLR1	Bit 2 CCLR0	Description	
0	0	TCG clearing is disabled	(initial value)
0	1	TCG cleared by falling edge of input capture input signal	
1	0	TCG cleared by rising edge of input capture input signal	
1	1	TCG cleared by both edges of input capture input signal	

Bits 1 and 0: Clock select (CKS1, CKS0)

Bits 1 and 0 select the clock input to TCG from among four internal clock sources.

Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	Internal clock: counting on \04	(initial value)
0	1	Internal clock: counting on	
1	0	Internal clock: counting on	
1	1	Internal clock: counting on $\phi w/4$	

5. Clock stop register 1 (CKSTPR1)

Bit:	7	6	5	4	3	2	1	0
		_	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value:	1	1	1	1	1	1	1	1
Read/Write:	_		R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer G is described here. For details of the other bits, see the sections on the relevant modules.

Bit 3: Timer G module standby mode control (TGCKSTP)

Bit 3 controls setting and clearing of module standby mode for timer G.

TGCKSTP	Description	
0	Timer G is set to module standby mode	
1	Timer G module standby mode is cleared	(initial value)

9.5.3 Noise Canceler

The noise canceler consists of a digital low-pass filter that eliminates high-frequency component noise from the pulses input from the input capture input pin. The noise canceler is set by NCS^{*} in PMR2.




Figure 9.9 shows a block diagram of the noise canceler.

Figure 9.9 Noise Canceler Block Diagram

The noise canceler consists of five latch circuits connected in series and a match detector circuit. When the noise cancellation function is not used (NCS = 0), the system clock is selected as the sampling clock. When the noise cancellation function is used (NCS = 1), the sampling clock is the internal clock selected by CKS1 and CKS0 in TMG, the input capture input is sampled on the rising edge of this clock, and the data is judged to be correct when all the latch outputs match. If all the outputs do not match, the previous value is retained. After a reset, the noise canceler output is initialized when the falling edge of the input capture input signal has been sampled five times. Therefore, after making a setting for use of the noise cancellation function, a pulse with at least five times the width of the sampling clock is a dependable input capture signal. Even if noise cancellation is not used, an input capture input signal pulse width of at least 2ϕ or $2\phi_{SUB}$ is necessary to ensure that input capture operations are performed properly

Note: * An input capture signal may be generated when the NCS bit is modified.

Figure 9.10 shows an example of noise canceler timing.

In this example, high-level input of less than five times the width of the sampling clock at the input capture input pin is eliminated as noise.

Rev. 4.00, 05/03, page 268 of 562




Figure 9.10 Noise Canceler Timing (Example)



9.5.4 Operation

Timer G is an 8-bit timer with built-in input capture and interval functions.

1. Timer G functions

Timer G is an 8-bit up-counter with two functions, an input capture timer function and an interval timer function.

The operation of these two functions is described below.

a. Input capture timer operation

When the TMIG bit in port mode register 1 (PMR1) is set to 1, timer G functions as an input capture timer^{*}.

In a reset, timer mode register G (TMG), timer counter G (TCG), input capture register GF (ICRGF), and input capture register GR (ICRGR) are all initialized to H'00.

Following a reset, TCG starts counting on the $\phi/64$ internal clock.

The input clock can be selected from four internal clock sources by bits CKS1 and CKS0 in TMG.

When a rising edge/falling edge is detected in the input capture signal input from the TMIG pin, the TCG value at that time is transferred to ICRGR/ICRGF. When the edge selected by IIEGS in TMG is input, IRRTG in IRR2 is set to 1, and if the IENTG bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU. For details of the interrupt, see section 3.3, Interrupts.

TCG can be cleared by a rising edge, falling edge, or both edges of the input capture signal, according to the setting of bits CCLR1 and CCLR0 in TMG. If TCG overflows when the input capture signal is high, the OVFH bit in TMG is set; if TCG overflows when the input capture signal is low, the OVFL bit in TMG is set. If the OVIE bit in TMG is 1 when these bits are set, IRRTG in IRR2 is set to 1, and if the IENTG bit in IENR2 is 1, timer G sends an interrupt request to the CPU. For details of the interrupt, see section 3.3, Interrupts.

Timer G has a built-in noise canceler that enables high-frequency component noise to be eliminated from pulses input from the TMIG pin. For details, see section 9.5.3, Noise Canceler.

Note: * An input capture signal may be generated when TMIG is modified.

b. Interval timer operation

When the TMIG bit in PMR1 is cleared to 0, timer G functions as an interval timer.

Following a reset, TCG starts counting on the $\phi/64$ internal clock. The input clock can be selected from four internal clock sources by bits CKS1 and CKS0 in TMG. TCG increments on the selected clock, and when it overflows from H'FF to H'00, the OVFL bit in TMG is set to 1. If the OVIE bit in TMG is 1 at this time, IRRTG in IRR2 is set to 1, and if the IENTG bit



in IENR2 is 1, timer G sends an interrupt request to the CPU. For details of the interrupt, see section 3.3, Interrupts.

2. Count timing

TCG is incremented by internal clock input. Bits CKS1 and CKS0 in TMG select one of four internal clock sources ($\phi/64$, $\phi/32$, $\phi/2$, or $\phi w/4$) created by dividing the system clock (ϕ) or watch clock (ϕw).

3. Input capture input timing

a. Without noise cancellation function

For input capture input, dedicated input capture functions are provided for rising and falling edges.

Figure 9.11 shows the timing for rising/falling edge input capture input.




Figure 9.11 Input Capture Input Timing (without Noise Cancellation Function)

b. With noise cancellation function

When noise cancellation is performed on the input capture input, the passage of the input capture signal through the noise canceler results in a delay of five sampling clock cycles from the input capture input signal edge.

Figure 9.12 shows the timing in this case.

Input capture input signal	
Sampling clock	
Noise canceler output	
Input capture signal R	

Figure 9.12 Input Capture Input Timing (with Noise Cancellation Function)

4. Timing of input capture by input capture input

Figure 9.13 shows the timing of input capture by input capture input




Figure 9.13 Timing of Input Capture by Input Capture Input

5. TCG clear timing

TCG can be cleared by the rising edge, falling edge, or both edges of the input capture input signal.

Figure 9.14 shows the timing for clearing by both edges.




Figure 9.14 TCG Clear Timing



6. Timer G operation modes

Timer G operation modes are shown in table 9.12.

Table 9.12Timer G Operation Mo

Operation Mode		Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
TCG	Input capture	Reset	Functions*	Functions*	Functions/ halted [*]	Functions/ halted [*]	Functions/ halted [*]	Halted	Halted
	Interval	Reset	Functions*	Functions*	Functions/ halted [*]	Functions/ halted [*]	Functions/ halted [*]	Halted	Halted
ICRGF		Reset	Functions*	Functions*	Functions/ halted*	Functions/ halted*	Functions/ halted*	Retained	Retained
ICRGR		Reset	Functions*	Functions*	Functions/ halted*	Functions/ halted*	Functions/ halted*	Retained	Retained
TMG		Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: * When ϕ w/4 is selected as the TCG internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of 1/ ϕ (s). When ϕ w/4 is selected as the TCG internal clock in watch mode, TCG and the noise canceler operate on the ϕ w/4 internal clock without regard to the ϕ _{SUB} subclock (ϕ w/8, ϕ w/4, ϕ w/2). Note that when another internal clock is selected, TCG and the noise canceler do not operate, and input of the input capture input signal does not result in input capture. To operate the timer G in subactive mode or subsleep mode, select ϕ w/4 as the TCG internal clock ϕ _{SUB}. Note that when other internal clock is selected as the subclock ϕ _{SUB}, TCG and the noise canceler do not operate.

9.5.5 Application Notes

1. Internal clock switching and TCG operation

Depending on the timing, TCG may be incremented by a switch between different internal clock sources. Table 9.13 shows the relation between internal clock switchover timing (by write to bits CKS1 and CKS0) and TCG operation.

When TCG is internally clocked, an increment pulse is generated on detection of the falling edge of an internal clock signal, which is divided from the system clock (ϕ) or subclock (ϕ w). For this reason, in a case like No. 3 in table 9.13 where the switch is from a high clock signal to a low clock signal, the switchover is seen as a falling edge, causing TCG to increment.

Clock Levels Before and After TCG Operation Modifying Bits CKS1 and CKS0 No. 1 Goes from low level to low level Clock before switching Clock after switching Count clock TCG Ν N+1 Write to CKS1 and CKS0 2 Goes from low level to high level Clock before switching Clock after switching Count clock N+1 TCG Ν N+2 Write to CKS1 and CKS0 Goes from high level to low level 3 Clock before switching Clock after switching Count clock Ν N+1 N+2 TCG Write to CKS1 and CKS0

Table 9.13 Internal Clock Switching and TCG Operation

No.	Clock Levels Before and After Modifying Bits CKS1 and CKS0	TCG Operation
4	Goes from high level to high level	Clock before
		Clock after switching
		Count Clock
		TCG N X N+1 X N+2 X
		Write to CKS1 and CKS0

Note: * The switchover is seen as a falling edge, and TCG is incremented.

2. Notes on port mode register modification

The following points should be noted when a port mode register is modified to switch the input capture function or the input capture input noise canceler function.

• Switching input capture input pin function

Note that when the pin function is switched by modifying TMIG in port mode register 1 (PMR1), which performs input capture input pin control, an edge will be regarded as having been input at the pin even though no valid edge has actually been input. Input capture input signal input edges, and the conditions for their occurrence, are summarized in table 9.14.

Input Capture Input Signal Input Edge	Conditions
Generation of rising edge	When TMIG is modified from 0 to 1 while the TMIG pin is high
	When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 0 to 1 before the signal is sampled five times by the noise canceler
Generation of falling edge	When TMIG is modified from 1 to 0 while the TMIG pin is high
	When NCS is modified from 0 to 1 while the TMIG pin is low, then TMIG is modified from 0 to 1 before the signal is sampled five times by the noise canceler
	When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 1 to 0 after the signal is sampled five times by the noise canceler

Table 9.14Input Capture Input Signal Input Edges Due to Input Capture Input Pin
Switching, and Conditions for Their Occurrence

Note: When the P1₃ pin is not set as an input capture input pin, the timer G input capture input signal is low.

• Switching input capture input noise canceler function When performing noise canceler function switching by modifying NCS in port mode register 2 (PMR2), which controls the input capture input noise canceler, TMIG should first be cleared to 0. Note that if NCS is modified without first clearing TMIG, an edge will be regarded as having been input at the pin even though no valid edge has actually been input. Input capture input signal input edges, and the conditions for their occurrence, are summarized in table 9.15.

Table 9.15Input Capture Input Signal Input Edges Due to Noise Canceler Function
Switching, and Conditions for Their Occurrence

Input Capture Input Signal Input Edge	Conditions
Generation of rising edge	When the TMIG pin is modified from 0 to 1 while TMIG is 1, then NCS is modified from 0 to 1 before the signal is sampled five times by the noise canceler
Generation of falling edge	When the TMIG pin is modified from 1 to 0 while TMIG is 1, then NCS is modified from 1 to 0 before the signal is sampled five times by the noise canceler



When the pin function is switched and an edge is generated in the input capture input signal, if this edge matches the edge selected by the input capture interrupt select (IIEGS) bit, the interrupt request flag will be set to 1. The interrupt request flag should therefore be cleared to 0 before use. Figure 9.15 shows the procedure for port mode register manipulation and interrupt request flag clearing. When switching the pin function, set the interrupt-disabled state before manipulating the port mode register, then, after the port mode register operation has been performed, wait for the time required to confirm the input capture input signal as an input capture signal (at least two system clocks when the noise canceler is not used; at least five sampling clocks when the noise canceler is used), before clearing the interrupt enable flag to 0. There are two ways of preventing interrupt request flag setting when the pin function is switched: by controlling the pin level so that the conditions shown in tables 9.14 and 9.15 are not satisfied, or by setting the opposite of the generated edge in the IIEGS bit in TMG.




Figure 9.15 Port Mode Register Manipulation and Interrupt Enable Flag Clearing Procedure

9.5.6 Timer G Application Example

Using timer G, it is possible to measure the high and low widths of the input capture input signal as absolute values. For this purpose, CCLR1 and CCLR0 in TMG should both be set to 1.

Figure 9.16 shows an example of the operation in this case.




Figure 9.16 Timer G Application Example

9.6 Watchdog Timer

9.6.1 Overview

The watchdog timer has an 8-bit counter that is incremented by an input clock. If a system runaway allows the counter value to overflow before being rewritten, the watchdog timer can reset the chip internally.

1. Features

Features of the watchdog timer are given below.

- Incremented by internal clock source ($\phi/8192$ or $\phi w/32$).
- A reset signal is generated when the counter overflows. The overflow period can be set from from 1 to 256 times $8192/\phi$ or $32/\phi$ w (from approximately 4 ms to 1000 ms when $\phi = 2.00$ MHz).
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

2. Block diagram

Figure 9.17 shows a block diagram of the watchdog timer.




Figure 9.17 Block Diagram of Watchdog Timer

3. Register configuration

Table 9.16 shows the register configuration of the watchdog timer.

Table 9.16 Watchdog Timer Registers

Name	Abbr.	R/W	Initial Value	Address
Timer control/status register W	TCSRW	R/W	H'AA	H'FFB2
Timer counter W	TCW	R/W	H'00	H'FFB3
Clock stop register 2	CKSTPR2	R/W	H'FF	H'FFFB
Port mode register 2	PMR2	R/W	H'D8	H'FFC9

9.6.2 Register Descriptions

1. Timer control/status register W (TCSRW)

Bit	7	6	5	4	3	2	1	0
	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	B0WI	WRST
Initial value	1	0	1	0	1	0	1	0
Read/Write	R	(R/W)*	R	(R/W)*	R	(R/W)*	R	(R/W)*

Note: * Write is enabled only under certain conditions, which are given in the descriptions of the individual bits.

TCSRW is an 8-bit read/write register that controls write access to TCW and TCSRW itself, controls watchdog timer operations, and indicates operating status.

Bit 7: Bit 6 write disable (B6WI)

Bit 7 controls the writing of data to bit 6 in TCSRW.

Bit 7		
B6WI	Description	
0	Bit 6 is write-enabled	
1	Bit 6 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Renesas

Rev. 4.00, 05/03, page 281 of 562

Bit 6: Timer counter W write enable (TCWE)

Bit 6 controls the writing of data to TCW.

Bit 6 TCWE	Description	
0	Data cannot be written to TCW	(initial value)
1	Data can be written to TCW	

Bit 5: Bit 4 write disable (B4WI)

Bit 5 controls the writing of data to bit 4 in TCSRW.

Bit 5		
B4WI	Description	
0	Bit 4 is write-enabled	
1	Bit 4 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Bit 4: Timer control/status register W write enable (TCSRWE)

Bit 4 controls the writing of data to bits 2 and 0 in TCSRW.

Bit 4 TCSRWE	Description	
0	Data cannot be written to bits 2 and 0	(initial value)
1	Data can be written to bits 2 and 0	

Bit 3: Bit 2 write inhibit (B2WI)

Bit 3 controls the writing of data to bit 2 in TCSRW.

Bit 3 B2WI	Description	
0	Bit 2 is write-enabled	
1	Bit 2 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Bit 2: Watchdog timer on (WDON)

Bit 2 enables watchdog timer operation.

Bit 2 WDON	Description	
0	Watchdog timer operation is disabled Clearing conditions: Reset, or when TCSRWE = 1 and 0 is written in both B2WI and WDON	(initial value)
1	Watchdog timer operation is enabled Setting condition: When TCSRWE = 1 and 0 is written in B2WI and 1 is written in WDON	

Counting starts when this bit is set to 1, and stops when this bit is cleared to 0.

Bit 1: Bit 0 write inhibit (B0WI)

Bit 1 controls the writing of data to bit 0 in TCSRW.

Bit 1 B0WI	Description	
0	Bit 0 is write-enabled	
1	Bit 0 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Bit 0: Watchdog timer reset (WRST)

Bit 0 indicates that TCW has overflowed, generating an internal reset signal. The internal reset signal generated by the overflow resets the entire chip. WRST is cleared to 0 by a reset from the $\overline{\text{RES}}$ pin, or when software writes 0.

Bit 0 WRST	Description
0	Clearing conditions: Reset by RES pin When TCSRWE = 1, and 0 is written in both BOWI and WRST
1	Setting condition: When TCW overflows and an internal reset signal is generated

2. Timer counter W (TCW)

Bit	7	6	5	4	3	2	1	0
	TCW7	TCW6	TCW5	TCW4	TCW3	TCW2	TCW1	TCW0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

TCW is an 8-bit read/write up-counter, which is incremented by internal clock input. The input clock is $\phi/8192$ or $\phi w/32$. The TCW value can always be written or read by the CPU.

When TCW overflows from H'FF to H'00, an internal reset signal is generated and WRST is set to 1 in TCSRW. Upon reset, TCW is initialized to H'00.

3. Clock stop register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1	0
		_		PW2CKSTP	AECKSTP	WDCKSTP	PW1CKSTP	LDCKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	_	_	_	R/W	R/W	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the watchdog timer is described here. For details of the other bits, see the sections on the relevant modules.

Bit 2: Watchdog timer module standby mode control (WDCKSTP)

Bit 2 controls setting and clearing of module standby mode for the watchdog timer.

WDC	STP	Description	
0		Watchdog timer is set to module standby mode	
1		Watchdog timer module standby mode is cleared	(initial value)
Note:	(TCSI opera functio WDO	KSTP is valid when the WDON bit is cleared to 0 in timer control/status RW). If WDCKSTP is set to 0 while WDON is set to 1 (during watchdog tion), 0 will be set in WDCKSTP but the watchdog timer will continue it on and will not enter module standby mode. When the watchdog funct N is cleared to 0 by software, the WDCKSTP setting will become valid adog timer will enter module standby mode.	timer s watchdog ion ends and

Rev. 4.00, 05/03, page 284 of 562

4. Port mode register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
	—	—	POF1	—	—	WDCKS	NCS	IRQ0
Initial value	1	1	0	1	1	0	0	0
Read/Write	—	—	R/W	—	—	R/W	R/W	R/W

PMR2 is an 8-bit read/write register, mainly controlling the selection of pin functions for port 2. Only the bit relating to the watchdog timer is described here. For details of the other bits, see section 8, I/O Ports.

Bit 2: Watchdog timer source clock select (WDCKS)

WDCKS	Description	
0	φ/8192 selected	(initial value)
1	φw/32 selected	

9.6.3 Timer Operation

The watchdog timer has an 8-bit counter (TCW) that is incremented by clock input (ϕ /8192 or ϕ w/32). The input clock is selected by the WDCKS in port mode register 2 (PMR2): ϕ /8192 is selected when WDCKS is cleared to 0, and ϕ w/32 when set to 1. When TCSRWE = 1 in TCSRW, if 0 is written in B2WI and 1 is simultaneously written in WDON, TCW starts counting up. When the TCW count value reaches H'FF, the next clock input causes the watchdog timer to overflow, and an internal reset signal is generated one base clock (ϕ or ϕ _{SUB}) cycle later. The internal reset signal is output for 512 clock cycles of the ϕ _{OSC} clock. It is possible to write to TCW, causing TCW to count up from the written value. The overflow period can be set in the range from 1 to 256 input clocks, depending on the value written in TCW.

Figure 9.18 shows an example of watchdog timer operations.




Figure 9.18 Typical Watchdog Timer Operations (Example)

9.6.4 Watchdog Timer Operation States

Table 9.17 summarizes the watchdog timer operation states.

 Table 9.17
 Watchdog Timer Operation States

Operation Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
TCW	Reset	Functions	Functions	Halted	Functions/ Halted [*]	Halted	Halted	Halted
TCSRW	Reset	Functions	Functions	Retained	Functions/ Halted [*]	Retained	Retained	Retained

RENESAS

Note: * Functions when $\phi w/32$ is selected as the input clock.

9.7 Asynchronous Event Counter (AEC)

9.7.1 Overview

The asynchronous event counter is incremented by external event clock or internal clock input.

1. Features

Features of the asynchronous event counter are given below.

• Can count asynchronous events


Can count external events input asynchronously without regard to the operation of base clocks φ and $\varphi_{SUB}.$


The counter has a 16-bit configuration, enabling it to count up to $65536 (2^{16})$ events.

- Can also be used as two independent 8-bit event counter channels.
- Can be used as single-channel independent 16-bit event counter.
- Event/clock input is enabled only when IRQAEC is high or event counter PWM output (IECPWM) is high.
- Both edge sensing can be used for IRQAEC or event counter PWM output (IECPWM) interrupts. When the asynchronous counter is not used, independent interrupt function use is possible.
- When an event counter PWM is used, event clock input enabling/disabling can be performed automatically in a fixed cycle.
- External event input or a prescaler output clock can be selected by software for the ECH and ECL clock sources. φ/2, φ/4, or φ/8 can be selected as the prescaler output clock.
- Both edge counting is possible for AEVL and AEVH.
- Counter resetting and halting of the count-up function controllable by software
- Automatic interrupt generation on detection of event counter overflow
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

2. Block diagram

Figure 9.19 shows a block diagram of the asynchronous event counter.





3. Pin configuration

Table 9.18 shows the asynchronous event counter pin configuration.

Table 9.18Pin Configuration

Name	Abbr.	I/O	Function
Asynchronous event input H	AEVH	Input	Event input pin for input to event counter H
Asynchronous event input L	AEVL	Input	Event input pin for input to event counter L
Event input enable interrupt input	IRQAEC	Input	Input pin for interrupt enabling event input

4. Register configuration

Table 9.19 shows the register configuration of the asynchronous event counter.

Table 9.19 Asynchronous Event Counter Registers

Name	Abbr.	R/W	Initial Value	Address
Event counter PWM compare register H	ECPWCRH	R/W	H'FF	H'FF8C
Event counter PWM compare register L	ECPWCRL	R/W	H'FF	H'FF8D
Event counter PWM data register H	ECPWDRH	W	H'00	H'FF8E
Event counter PWM data register L	ECPWDRL	W	H'00	H'FF8F
Input pin edge selection register	AEGSR	R/W	H'00	H'FF92
Event counter control register	ECCR	R/W	H'00	H'FF94
Event counter control/status register	ECCSR	R/W	H'00	H'FF95
Event counter H	ECH	R	H'00	H'FF96
Event counter L	ECL	R	H'00	H'FF97
Clock stop register 2	CKSTPR2	R/W	H'FF	H'FFFB

9.7.2 Register Configurations

1. Event counter PWM compare register H (ECPWCRH)

Bit	7	6	5	4	3	2	1	0
	ECPWCRH7	ECPWCRH6	ECPWCRH5	ECPWCRH4	ECPWCRH3	ECPWCRH2	ECPWCRH1	ECPWCRH0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWCRH should not be modified.

When changing the conversion period, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWCRH.

ECPWCRH is an 8-bit read/write register that sets the event counter PWM waveform conversion period.

2. Event counter PWM compare register L (ECPWCRL)

Bit	7	6	5	4	3	2	1	0
	ECPWCRL7	ECPWCRL6	ECPWCRL5	ECPWCRL4	ECPWCRL3	ECPWCRL2	ECPWCRL1	ECPWCRL0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWCRL should not be modified.

When changing the conversion period, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWCRL.

ECPWCRL is an 8-bit read/write register that sets the event counter PWM waveform conversion period.

3. Event counter PWM data register H (ECPWDRH)

Bit	7	6	5	4	3	2	1	0
	ECPWDRH7	ECPWDRH6	ECPWDRH5	ECPWDRH4	ECPWDRH3	ECPWDRH2	ECPWDRH1	ECPWDRH0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWDRH should not be modified.
 When changing the data, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWDRH.

ECPWDRH is an 8-bit write-only register that controls event counter PWM waveform generator data.

4. Event counter PWM data register L (ECPWDRL)

Bit	7	6	5	4	3	2	1	0
	ECPWDRL7	ECPWDRL6	ECPWDRL5	ECPWDRL4	ECPWDRL3	ECPWDRL2	ECPWDRL1	ECPWDRL0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWDRL should not be modified.
 When changing the data, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWDRL.

ECPWDRL is an 8-bit write-only register that controls event counter PWM waveform generator data.

5. Input pin edge selection register (AEGSR)

Bit	7	6	5	4	3	2	1	0	
	AHEGS1	AHEGS0	ALEGS1	ALEGS0	AIEGS1	AIEGS0	ECPWME	—	
Initial value	0	0	0	0	0	0	0	0	_
Read/Write	R/W	R/W							

AEGSR is an 8-bit read/write register that selects rising, falling, or both edge sensing for the AEVH, AEVL, and IRQAEC pins.

Bits 7 and 6: AEC edge select H

Bits 7 and 6 select rising, falling, or both edge sensing for the AEVH pin.

Bit 7 AHEGS1	Bit 6 AHEGS0	Description	
0	0	Falling edge on AEVH pin is sensed	(initial value)
	1	Rising edge on AEVH pin is sensed	
1	0	Both edges on AEVH pin are sensed	
	1	Use prohibited	

Bits 5 and 4: AEC edge select L

Bits 5 and 4 select rising, falling, or both edge sensing for the AEVL pin.

Bit 5 ALEGS1	Bit 4 ALEGS0	Description	
0	0	Falling edge on AEVL pin is sensed	(initial value)
	1	Rising edge on AEVL pin is sensed	
1	0	Both edges on AEVL pin are sensed	
	1	Use prohibited	

Bits 3 and 2: IRQAEC edge select

Bits 3 and 2 select rising, falling, or both edge sensing for the IRQAEC pin.

Bit 3 AIEGS1	Bit 2 AIEGS0	Description	
0	0	Falling edge on IRQAEC pin is sensed	(initial value)
	1	Rising edge on IRQAEC pin is sensed	
1	0	Both edges on IRQAEC pin are sensed	
	1	Use prohibited	

Bit 1: Event counter PWM enable

Bit 1 controls enabling/disabling of event counter PWM and selection/deselection of IRQAEC.

Bit 1 ECPWME	Description	
0	AEC PWM halted, IRQAEC selected	(initial value)
1	AEC PWM operation enabled, IRQAEC deselected	

Bit 0: Reserved bit

Bit 0 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Note: Do not set this bit to 1.

6. Event counter control register (ECCR)

Bit	7	6	5	4	3	2	1	0
	ACKH1	ACKH0	ACKL1	ACKL0	PWCK2	PWCK1	PWCK0	_
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W						

ECCR performs counter input clock and IRQAEC/IECPWM control.

Bits 7 and 6: AEC clock select H (ACKH1, ACKH0)

Bits 7 and 6 select the clock used by ECH.

Bit 7 ACKH1	Bit 6 ACKH0	Description	
0	0	AEVH pin input	(initial value)
	1	ф/2	
1	0	ф/4	
	1	ф/8	

Bits 5 and 4: AEC clock select L (ACKL1, ACKL0)

Bits 5 and 4 select the clock used by ECL.

Bit 5 ACKL1	Bit 4 ACKL0	Description	
0	0	AEVL pin input	(initial value)
	1	ф/2	
1	0	φ/4	
	1	ф/8	

Bits 3 to 1: Event counter PWM clock select (PWCK2, PWCK1, PWCK0)

Bits 3 to 1 select the event counter PWM clock.

Bit 3 PWCK2	Bit 2 PWCK1	Bit 1 PWCK0	Description	
0	0	0	φ/2	(initial value)
		1	φ/4	
	1	0	ф/8	
		1	ф/16	
1	*	0	ф/32	
		1	ф/64	

*: Don't care

Bit 0: Reserved bit

Bit 0 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Note: Do not set this bit to 1.

7. Event counter control/status register (ECCSR)

Bit	7	6	5	4	3	2	1	0
	OVH	OVL	_	CH2	CUEH	CUEL	CRCH	CRCL
Initial Value	0	0	0	0	0	0	0	0
Read/Write	R/W*	R/W*	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Bits 7 and 6 can only be written with 0, for flag clearing.

ECCSR is an 8-bit read/write register that controls counter overflow detection, counter resetting, and halting of the count-up function.

ECCSR is initialized to H'00 upon reset.

Bit 7: Counter overflow flag H (OVH)

Bit 7 is a status flag indicating that ECH has overflowed from H'FF to H'00. This flag is set when ECH overflows. It is cleared by software but cannot be set by software. OVH is cleared by reading it when set to 1, then writing 0.

When ECH and ECL are used as a 16-bit event counter with CH2 cleared to 0, OVH functions as a status flag indicating that the 16-bit event counter has overflowed from H'FFFF to H'0000.

Bit 7 OVH	Description	
	Description	
0	ECH has not overflowed Clearing condition: After reading OVH = 1, cleared by writing 0 to OVH	(initial value)
1	ECH has overflowed Setting condition: Set when ECH overflows from H'FF to H'00	

Bit 6: Counter overflow flag L (OVL)

Bit 6 is a status flag indicating that ECL has overflowed from H'FF to H'00. This flag is set when ECL overflows. It is cleared by software but cannot be set by software. OVL is cleared by reading it when set to 1, then writing 0.

Bit 6 OVL	Description	
0	ECL has not overflowed Clearing condition: After reading OVL = 1, cleared by writing 0 to OVL	(initial value)
1	ECL has overflowed Setting condition: Set when ECL overflows from H'FF to H'00	

Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 4: Channel select (CH2)

Bit 4 selects whether ECH and ECL are used as a single-channel 16-bit event counter or as two independent 8-bit event counter channels. When CH2 is cleared to 0, ECH and ECL function as a 16-bit event counter which is incremented each time an event clock is input to the AEVL pin. In this case, the overflow signal from ECL is selected as the ECH input clock. When CH2 is set to 1, ECH and ECL function as independent 8-bit event counters which are incremented each time an event clock is input to the AEVH or AEVL pin, respectively.

Bit 4 CH2	Description
0	ECH and ECL are used together as a single-channel 16-bit event counter
	(initial value)
1	ECH and ECL are used as two independent 8-bit event counter channels

Bit 3: Count-up enable H (CUEH)

Bit 3 enables event clock input to ECH. When 1 is written to this bit, event clock input is enabled and increments the counter. When 0 is written to this bit, event clock input is disabled and the ECH value is held. The AEVH pin or the ECL overflow signal can be selected as the event clock source by bit CH2.

Bit 3 CUEH	Description	
0	ECH event clock input is disabled ECH value is held	(initial value)
1	ECH event clock input is enabled	

Bit 2: Count-up enable L (CUEL)

Bit 3 enables event clock input to ECL. When 1 is written to this bit, event clock input is enabled and increments the counter. When 0 is written to this bit, event clock input is disabled and the ECL value is held.

Bit 2 CUEL	Description	
0	ECL event clock input is disabled ECL value is held	(initial value)
1	ECL event clock input is enabled	

Bit 1: Counter reset control H (CRCH)

Bit 1 controls resetting of ECH. When this bit is cleared to 0, ECH is reset. When 1 is written to this bit, the counter reset is cleared and the ECH count-up function is enabled.

Bit 1 CRCH	Description	
0	ECH is reset	(initial value)
1	ECH reset is cleared and count-up function is enabled	

Bit 0: Counter reset control L (CRCL)

Bit 0 controls resetting of ECL. When this bit is cleared to 0, ECL is reset. When 1 is written to this bit, the counter reset is cleared and the ECL count-up function is enabled.

Bit 0 CRCL	Description	
0	ECL is reset	(initial value)
1	ECL reset is cleared and count-up function is enabled	

8. Event counter H (ECH)

Bit	7	6	5	4	3	2	1	0
	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0
Initial Value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

ECH is an 8-bit read-only up-counter that operates either as an independent 8-bit event counter or as the upper 8-bit up-counter of a 16-bit event counter configured in combination with ECL. The external asynchronous event AEVH pin, $\phi/2$, $\phi/4$, $\phi/8$, or the overflow signal from lower 8-bit

counter ECL can be selected as the input clock source. ECH can be cleared to H'00 by software, and is also initialized to H'00 upon reset.

9. Event counter L (ECL)

Bit	7	6	5	4	3	2	1	0
	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	ECL0
Initial Value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

ECL is an 8-bit read-only up-counter that operates either as an independent 8-bit event counter or as the lower 8-bit up-counter of a 16-bit event counter configured in combination with ECH. The event clock from the external asynchronous event AEVL pin, $\phi/2$, $\phi/4$, or $\phi/8$ is used as the input clock source. ECL can be cleared to H'00 by software, and is also initialized to H'00 upon reset.

10. Clock stop register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1	0
	_			PW2CKSTP	AECKSTP	WDCKSTP	PW1CKSTP	LDCKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write		_	_	R/W	R/W	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the asynchronous event counter is described here. For details of the other bits, see the sections on the relevant modules.

Bit 3: Asynchronous event counter module standby mode control (AECKSTP)

Bit 3 controls setting and clearing of module standby mode for the asynchronous event counter.

AECKSTP	Description	
0	Asynchronous event counter is set to module standby mode	
1	Asynchronous event counter module standby mode is cleared	(initial value)

9.7.3 Operation

1. 16-bit event counter operation

When bit CH2 is cleared to 0 in ECCSR, ECH and ECL operate as a 16-bit event counter.

Any of four input clock sources— $\phi/2$, $\phi/4$, $\phi/8$, or AEVL pin input—can be selected by means of bits ACKL1 and ACKL0 in ECCR.

When AEVL pin input is selected, input sensing is selected with bits ALEGS1 and ALEGS0.

The input clock is enabled only when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 9.20 shows an example of the software processing when ECH and ECL are used as a 16-bit event counter.




Figure 9.20 Example of Software Processing when Using ECH and ECL as 16-Bit Event Counter

As CH2 is cleared to 0 by a reset, ECH and ECL operate as a 16-bit event counter after a reset, and as ACKL1 and ACKL0 are cleared to 00, the operating clock is asynchronous event input from the AEVL pin (using falling edge sensing). When the next clock is input after the count value reaches H'FF in both ECH and ECL, ECH and ECL overflow from H'FFFF to H'0000, the OVH flag is set to 1 in ECCSR, the ECH and ECL count values each return to H'00, and counting up is restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

2. 8-bit event counter operation

When bit CH2 is set to 1 in ECCSR, ECH and ECL operate as independent 8-bit event counters.

 $\phi/2$, $\phi/4$, $\phi/8$, or AEVH pin input can be selected as the input clock source for ECH by means of bits ACKH1 and ACKH0 in ECCR, and $\phi/2$, $\phi/4$, $\phi/8$, or AEVL pin input can be selected as the input clock source for ECL by means of bits ACKL1 and ACKL0 in ECCR.

Input sensing is selected with bits AHEGS1 and AHEGS0 when AEVH pin input is selected, and with bits ALEGS1 and ALEGS0 when AEVL pin input is selected.

The input clock is enabled only when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 9.21 shows an example of the software processing when ECH and ECL are used as 8-bit event counters.




Figure 9.21 Example of Software Processing when Using ECH and ECL as 8-Bit Event Counters

ECH and ECL can be used as 8-bit event counters by carrying out the software processing shown in the example in figure 9.21. When the next clock is input after the ECH count value reaches H'FF, ECH overflows, the OVH flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up is restarted. Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL overflows, the OVL flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting up is restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

3. IRQAEC operation

When ECPWME in AEGSR is 0, the ECH and ECL input clocks are enabled only when IRQAEC is high. When IRQAEC is low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and ECL count operations can therefore be controlled from outside by controlling IRQAEC. In this case, ECH and ECL cannot be controlled individually.

IRQAEC can also operate as an interrupt source. In this case the vector number is 6 and the vector addresses are H'000C and H'000D.

Interrupt enabling is controlled by IENEC2 in IENR1. When an IRQAEC interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU.

Rising, falling, or both edge sensing can be selected for the IRQAEC input pin, with bits AIAGS1 and AIAGS0 in AEGSR.

4. Event counter PWM operation

When ECPWME in AEGSR is 1, the ECH and ECL input clocks are enabled only when event counter PWM output (IECPWM) is high. When IECPWM is low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and ECL count operations can therefore be controlled cyclically from outside by controlling event counter PWM. In this case, ECH and ECL cannot be controlled individually.

IECPWM can also operate as an interrupt source. In this case the vector number is 6 and the vector addresses are H'000C and H'000D.

Interrupt enabling is controlled by IENEC2 in IENR1. When an IECPWM interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU.

Rising, falling, or both edge detection can be selected for IECPWM interrupt sensing with bits AIAGS1 and AIAGS0 in AEGSR.

Figure 9.22 and table 9.20 show examples of event counter PWM operation.




Figure 9.22 Event Counter Operation Waveform

Note: N_{dr} and N_{cm} above must be set so that $N_{dr} < N_{cm}$. If the settings do not satisfy this condition, do not set ECPWME in AEGSR to 1.

Table 9.20 Examples of Event Counter PWM Operation

Conditions: $f_{osc} = 4$ MHz, $f_{\phi} = 2$ MHz, high-speed active mode, ECPWCR value (N_{cm}) = H'7A11, ECPWDR value (N_{dr}) = H'16E3

Clock Source Selection	Clock Source Cycle (T) [*]	ECPWCR Value (N _{cm})	ECPWDR Value (N _{dr})	t _{off} = T × (N _{dr} + 1)	$t_{cm} = T \times (N_{cm} + 1)$	$t_{on} = t_{cm} - t_{off}$
φ/2	1 µs	H'7A11	H'16E3	5.86 ms	31.25 ms	25.39 ms
φ/4	2 µs	[–] D'31249	D'5859	11.72 ms	62.5 ms	50.78 ms
φ/8	4 µs	_		23.44 ms	125.0 ms	101.56 ms
ф/16	8 µs	_		46.88 ms	250.0 ms	203.12 ms
ф/32	16 µs	_		93.76 ms	500.0 ms	406.24 ms
ф/64	32 µs	_		187.52 ms	1000.0 ms	812.48 ms

Note: * toff minimum width

5. Clock Input Enable/Disable Function Operation

The clock input to the event counter can be controlled by the IRQAEC pin when ECPWME in AEGSR is 0, and by event counter PWM output IECPWM when ECPWME in AEGSR is 1. As this function forcibly terminates the clock input by each signal, a maximum error of one count will occur depending the IRQAEC or IECPWM timing.

Figure 9.23 shows an example of the operation of this function.




Figure 9.23 Example of Clock Control Operation

9.7.4 Asynchronous Event Counter Operation Modes

Asynchronous event counter operation modes are shown in table 9.21.

Table 9.21 Asynchronous Event Counter Operation Modes

Operation Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
AEGSR	Reset	Functions	Functions	Retained*1	Functions	Functions	Retained*1	Retained
ECCR	Reset	Functions	Functions	Retained ^{*1}	Functions	Functions	Retained ^{*1}	Retained
ECCSR	Reset	Functions	Functions	Retained ^{*1}	Functions	Functions	Retained ^{*1}	Retained
ECH	Reset	Functions	Functions	Functions ^{*1*2}	Functions ^{*2}	Functions ^{*2}	Functions ^{*1*2}	Halted
ECL	Reset	Functions	Functions	Functions ^{*1*2}	Functions ^{*2}	Functions ^{*2}	Functions ^{*1*2}	Halted
IEQAEC	Reset	Functions	Functions	Retained ^{*3}	Functions	Functions	Retained ^{*3}	Retained ^{*4}
Event counter PWM	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained

Notes: *1 When an asynchronous external event is input, the counter increments but the counter overflow H/L flags are not affected.

*2 Operates when asynchronous external events are selected; halted and retained otherwise.

*3 Clock control by IRQAEC operates, but interrupts do not.

*4 As the clock is stopped in module standby mode, IRQAEC has no effect.

9.7.5 Application Notes

- 1. When reading the values in ECH and ECL, the correct value will not be returned if the event counter increments during the read operation. Therefore, if the counter is being used in the 8-bit mode, clear bits CUEH and CUEL in ECCSR to 0 before reading ECH or ECL. If the counter is being used in the 16-bit mode, clear CUEL only to 0 before reading ECH or ECL.
- 2. Use a clock with a frequency of up to 16 MHz for input to the AEVH and AEVL pins, and ensure that the high and low widths of the clock are at least 30 ns. The duty cycle is immaterial.

Mode		Maximum AEVH/AEVL Pin Input Clock Frequency
Active (high-speed), sleep (high-speed)		16 MHz
Active (medium-speed), sleep (medium-spee	2 • fosc	
	(¢/32)	fosc
	(\$\phi/64)	1/2 • fosc
f _{OSC} = 1 MHz to 4 MHz	(¢/128)	1/4 • fosc
Watch, subactive, subsleep, standby	(¢w/2)	1000 kHz
	(¢w/4)	500 kHz
φw = 32.768 kHz or 38.4 kHz	(¢w/8)	250 kHz

3. When using the clock in the 16-bit mode, set CUEH to 1 first, then set CRCH to 1 in ECCSR. Or, set CUEH and CRCH simultaneously before inputting the clock. After that, do not change the CUEH value while using in the 16-bit mode. Otherwise, an error counter increment may occur. Also, to reset the counter, clear CRCH and CRCL to 0 simultaneously or clear CRCL and CRCH to 0 sequentially, in that order.

- 4. When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWCRH, ECPWCRL, ECPWDRH, and ECPWDRL should not be modified. When changing the data, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying these registers.
- 5. The event counter PWM data register and event counter PWM compare register must be set so that event counter PWM data register < event counter PWM compare register. If the settings do not satisfy this condition, do not set ECPWME to 1 in AEGSR.
- 6. As synchronization is established internally when an IRQAEC interrupt is generated, a maximum error of 1 t_{cyc} will occur between clock halting and interrupt acceptance.

Section 10 Serial Communication Interface

10.1 Overview

The H8/38024 Group is provided with one serial communication interface, SCI3.

Serial communication interface 3 (SCI3) can carry out serial data communication in either asynchronous or synchronous mode. It is also provided with a multiprocessor communication function that enables serial data to be transferred among processors.

10.1.1 Features

Features of SCI3 are listed below.

- Choice of asynchronous or synchronous mode for serial data communication
 - Asynchronous mode

Serial data communication is performed asynchronously, with synchronization provided character by character. In this mode, serial data can be exchanged with standard asynchronous communication LSIs such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A multiprocessor communication function is also provided, enabling serial data communication among processors.

There is a choice of 16 data transfer formats.

Data length	7, 8, 5 bits
Stop bit length	1 or 2 bits
Parity	Even, odd, or none
Multiprocessor bit	1 or 0
Receive error detection	Parity, overrun, and framing errors
Break detection	Break detected by reading the RXD ₃₂ pin level directly when a framing error occurs

- Synchronous mode

Serial data communication is synchronized with a clock. In this mode, serial data can be exchanged with another LSI that has a synchronous communication function.

Data length	8 bits
Receive error detection	Overrun errors


• Full-duplex communication

Separate transmission and reception units are provided, enabling transmission and reception to be carried out simultaneously. The transmission and reception units are both double-buffered, allowing continuous transmission and reception.

- On-chip baud rate generator, allowing any desired bit rate to be selected
- Choice of an internal or external clock as the transmit/receive clock source
- Six interrupt sources: transmit end, transmit data empty, receive data full, overrun error, framing error, and parity error

10.1.2 Block diagram

Figure 10.1 shows a block diagram of SCI3.





10.1.3 Pin configuration

Table 10.1 shows the SCI3 pin configuration.

Table 10.1Pin Configuration

Name	Abbr.	I/O	Function
SCI3 clock	SCK ₃₂	I/O	SCI3 clock input/output
SCI3 receive data input	RXD ₃₂	Input	SCI3 receive data input
SCI3 transmit data output	TXD ₃₂	Output	SCI3 transmit data output

10.1.4 Register configuration


Table 10.2 shows the SCI3 register configuration.

Table 10.2 Registers

Name	Abbr.	R/W	Initial Value	Address
Serial mode register	SMR	R/W	H'00	H'FFA8
Bit rate register	BRR	R/W	H'FF	H'FFA9
Serial control register 3	SCR3	R/W	H'00	H'FFAA
Transmit data register	TDR	R/W	H'FF	H'FFAB
Serial status register	SSR	R/W	H'84	H'FFAC
Receive data register	RDR	R	H'00	H'FFAD
Transmit shift register	TSR	Protected	_	_
Receive shift register	RSR	Protected	_	_
Bit rate counter	BRC	Protected	—	_
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA
Serial port control register	SPCR	R/W	_	H'FF91

10.2 Register Descriptions

10.2.1 Receive shift register (RSR)



RSR is a register used to receive serial data. Serial data input to RSR from the RXD_{32} pin is set in the order in which it is received, starting from the LSB (bit 0), and converted to parallel data. When one byte of data is received, it is transferred to RDR automatically.

RSR cannot be read or written directly by the CPU.

10.2.2 Receive data register (RDR)

Bit	7	6	5	4	3	2	1	0
	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R


RDR is an 8-bit register that stores received serial data.

When reception of one byte of data is finished, the received data is transferred from RSR to RDR, and the receive operation is completed. RSR is then able to receive data. RSR and RDR are double-buffered, allowing consecutive receive operations.

RDR is a read-only register, and cannot be written by the CPU.

RDR is initialized to H'00 upon reset, and in standby, module standby or watch mode.

10.2.3 Transmit shift register (TSR)



TSR is a register used to transmit serial data. Transmit data is first transferred from TDR to TSR, and serial data transmission is carried out by sending the data to the TXD_{32} pin in order, starting from the LSB (bit 0). When one byte of data is transmitted, the next byte of transmit data is transferred to TDR, and transmission started, automatically. Data transfer from TDR to TSR is not performed if no data has been written to TDR (if bit TDRE is set to 1 in the serial status register (SSR)).

TSR cannot be read or written directly by the CPU.

10.2.4 Transmit data register (TDR)

Bit	7	6	5	4	3	2	1	0
	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

TDR is an 8-bit register that stores transmit data. When TSR is found to be empty, the transmit data written in TDR is transferred to TSR, and serial data transmission is started. Continuous transmission is possible by writing the next transmit data to TDR during TSR serial data transmission.

TDR can be read or written by the CPU at any time.

TDR is initialized to H'FF upon reset, and in standby, module standby, or watch mode.

10.2.5 Serial mode register (SMR)

Bit	7	6	5	4	3	2	1	0
	СОМ	CHR	PE	PM	STOP	MP	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SMR is an 8-bit register used to set the serial data transfer format and to select the clock source for the baud rate generator.

SMR can be read or written by the CPU at any time.

SMR is initialized to H'00 upon reset, and in standby, module standby, or watch mode.

Bit 7: Communication mode (COM)

Bit 7 selects whether SCI3 operates in asynchronous mode or synchronous mode.

Bit 7 COM	Description	
0	Asynchronous mode	(initial value)
1	Synchronous mode	

Bit 6: Character length (CHR)

Bit 6 selects either 7 or 8 bits as the data length to be used in asynchronous mode. In synchronous mode the data length is always 8 bits, irrespective of the bit 6 setting.

Bit 6 CHR	Description
0	8-bit data/5-bit data ^{*2} (initial value)
1	7-bit data ^{*1} /5-bit data ^{*2}
Notes:	*1 When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.
	*2 When 5-bit data is selected, set both PE and MP to 1. The three most significant bits

(bits 7, 6, and 5) of TDR are not transmitted.

Bit 5: Parity enable (PE)

Bit 5 selects whether a parity bit is to be added during transmission and checked during reception in asynchronous mode. In synchronous mode parity bit addition and checking is not performed, irrespective of the bit 5 setting.

Bit 5 PE	Description
0	Parity bit addition and checking disabled ^{*2} (initial value)
1	Parity bit addition and checking enabled ^{*1/*2}
Notes:	 *1 When PE is set to 1, even or odd parity, as designated by bit PM, is added to transmit data before it is sent, and the received parity bit is checked against the parity designated by bit PM. *2 For the case where 5-bit data is selected, see table 10.11.

Bit 4: Parity mode (PM)

Bit 4 selects whether even or odd parity is to be used for parity addition and checking. The PM bit setting is only valid in asynchronous mode when bit PE is set to 1, enabling parity bit addition and checking. The PM bit setting is invalid in synchronous mode, and in asynchronous mode if parity bit addition and checking is disabled.

Bit 4		
PM	Description	
0	Even parity ^{*1}	(initial value)
1	Odd parity ^{*2}	
Notes: '	· · ·	t is added in transmission so that the total s the parity bit is an even number; in reception, number of 1 bits in the receive data plus the
2	· · ·	is added in transmission so that the total s the parity bit is an odd number; in reception, a umber of 1 bits in the receive data plus the

parity bit is an odd number.

Bit 3: Stop bit length (STOP)

Bit 3 selects 1 bit or 2 bits as the stop bit length in asynchronous mode. The STOP bit setting is only valid in asynchronous mode. When synchronous mode is selected the STOP bit setting is invalid since stop bits are not added.

Bit 3 STOP	Description	
0	1 stop bit ^{*1}	(initial value)
1	2 stop bits ^{*2}	

Notes: *1 In transmission, a single 1 bit (stop bit) is added at the end of a transmit character. *2 In transmission, two 1 bits (stop bits) are added at the end of a transmit character.

In reception, only the first of the received stop bits is checked, irrespective of the STOP bit setting. If the second stop bit is 1 it is treated as a stop bit, but if 0, it is treated as the start bit of the next transmit character.

Bit 2: Multiprocessor mode (MP)

Bit 2 enables or disables the multiprocessor communication function. When the multiprocessor communication function is enabled, the parity settings in the PE and PM bits are invalid. The MP bit setting is only valid in asynchronous mode. When synchronous mode is selected the MP bit should be set to 0. For details on the multiprocessor communication function, see section 10.3.4, Multiprocessor Communication Function.

Bit 2		
MP	Description	
0	Multiprocessor communication function disabled*	(initial value)
1	Multiprocessor communication function enabled*	
ALL N		

Note: * For the case where 5-bit data is selected, see table 10.11.

Bits 1 and 0: Clock select 1, 0 (CKS1, CKS0)

Bits 1 and 0 choose $\phi/64$, $\phi/16$, $\phi w/2$, or ϕ as the clock source for the baud rate generator.

For the relation between the clock source, bit rate register setting, and baud rate, see section 10.2.8, Bit rate register (BRR).

Bit 1	Bit 0		
CKS1	CKS0	Description	
0	0	φ clock	(initial value)
0	1	ϕ w/2 clock ^{*1} / ϕ w clock ^{*2}	
1	0	φ/16 clock	
1	1	¢/64 clock	

*2 ϕ w clock in subactive mode and subsleep mode. In subactive or subsleep mode, SCI3 can be operated when CPU clock is ϕ w/2 only.

10.2.6 Serial control register 3 (SCR3)

Bit	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR3 is an 8-bit register for selecting transmit or receive operation, the asynchronous mode clock output, interrupt request enabling or disabling, and the transmit/receive clock source.

SCR3 can be read or written by the CPU at any time.

SCR3 is initialized to H'00 upon reset, and in standby, module standby or watch mode.

Bit 7: Transmit interrupt enable (TIE)

Bit 7 selects enabling or disabling of the transmit data empty interrupt request (TXI) when transmit data is transferred from the transmit data register (TDR) to the transmit shift register (TSR), and bit TDRE in the serial status register (SSR) is set to 1.

TXI can be released by clearing bit TDRE or bit TIE to 0.

Bit 7 TIE	Description	
0	Transmit data empty interrupt request (TXI) disabled	(initial value)
1	Transmit data empty interrupt request (TXI) enabled	

Bit 6: Receive interrupt enable (RIE)

Bit 6 selects enabling or disabling of the receive data full interrupt request (RXI) and the receive error interrupt request (ERI) when receive data is transferred from the receive shift register (RSR) to the receive data register (RDR), and bit RDRF in the serial status register (SSR) is set to 1. There are three kinds of receive error: overrun, framing, and parity.

RXI and ERI can be released by clearing bit RDRF or the FER, PER, or OER error flag to 0, or by clearing bit RIE to 0.

Bit 6 RIE	Description	
0	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled	(initial value)
1	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled	

Bit 5: Transmit enable (TE)

Bit 5 selects enabling or disabling of the start of transmit operation.

Bit 5 TE	Description	
0	Transmit operation disabled ^{*1} (TXD32 pin is I/O port)	(initial value)
1	Transmit operation enabled*2 (TXD32 pin is transmit data pin)	
N I I I		

Notes: *1 Bit TDRE in SSR is fixed at 1.

*2 When transmit data is written to TDR in this state, bit TDRE in SSR is cleared to 0 and serial data transmission is started. Be sure to carry out serial mode register (SMR) settings, and setting of bit SPC32 in SPCR, to decide the transmission format before setting bit TE to 1.

```
Bit 4: Receive enable (RE)
```

Bit 4 selects enabling or disabling of the start of receive operation.

Bit 4 RE	Description	
0	Receive operation disabled ^{*1} (RXD32 pin is I/O port)	(initial value)
1	Receive operation enabled ^{*2} (RXD32 pin is receive data pin)	
Nietee, S	1 Nate that the DDDE EED DED and OED flags in CCD are not off	is stad with any lait DE is

Notes: *1 Note that the RDRF, FER, PER, and OER flags in SSR are not affected when bit RE is cleared to 0, and retain their previous state.

*2 In this state, serial data reception is started when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode. Be sure to carry out serial mode register (SMR) settings to decide the reception format before setting bit RE to 1.

Bit 3: Multiprocessor interrupt enable (MPIE)

Bit 3 selects enabling or disabling of the multiprocessor interrupt request. The MPIE bit setting is only valid when asynchronous mode is selected and reception is carried out with bit MP in SMR set to 1. The MPIE bit setting is invalid when bit COM is set to 1 or bit MP is cleared to 0.

Bit 3 MPIE	Description
0	Multiprocessor interrupt request disabled (normal receive operation) (initial value) Clearing condition: When data is received in which the multiprocessor bit is set to 1
1	Multiprocessor interrupt request enabled*
Note: *	⁶ Receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and OER status flags in SSR is not performed. RXI, ERI, and setting of the RDRF, FER, and OER flags in SSR, are disabled until data with the multiprocessor bit set to 1 is received. When a receive character with the multiprocessor bit set to 1 is received, bit MPBR in SSR is set to 1, bit MPIE is automatically cleared to 0, and RXI and ERI requests (when bits TIE and RIE in serial control register 3 (SCR3) are set to 1) and setting of the RDRF, FER, and OER flags are enabled.

Bit 2: Transmit end interrupt enable (TEIE)

Bit 2 selects enabling or disabling of the transmit end interrupt request (TEI) if there is no valid transmit data in TDR when MSB data is to be sent.

Bit 2 TEIE	Description	
0	Transmit end interrupt request (TEI) disabled	(initial value)
1	Transmit end interrupt request (TEI) enabled*	
Note: '	* TEI can be released by clearing bit TDRE to 0 and clearing bit TEND to	0 in SSR, or by

clearing bit TEIE to 0.

Bits 1 and 0: Clock enable 1 and 0 (CKE1, CKE0)

Bits 1 and 0 select the clock source and enabling or disabling of clock output from the SCK_{32} pin. The combination of CKE1 and CKE0 determines whether the SCK_{32} pin functions as an I/O port, a clock output pin, or a clock input pin.

The CKE0 bit setting is only valid in case of internal clock operation (CKE1 = 0) in asynchronous mode. In synchronous mode, or when external clock operation is used (CKE1 = 1), bit CKE0 should be cleared to 0.

After setting bits CKE1 and CKE0, set the operating mode in the serial mode register (SMR).

For details on clock source selection, see table 10.9 in section 10.3.1, Overview.

on Mode Clock Source	SCK ₃₂ Pin Function
Internal clock	I/O port ^{*1}
Internal clock	Serial clock output*1
Internal clock	Clock output ^{*2}
Reserved	
External clock	Clock input ^{*3}
External clock	Serial clock input
Reserved	
Reserved	
	Internal clock Internal clock Reserved External clock External clock Reserved

Notes: *1 Initial value

*2 A clock with the same frequency as the bit rate is output.

*3 Input a clock with a frequency 16 times the bit rate.

10.2.7 Serial status register (SSR)

Bit	7	6	5	4	3	2	1	0
	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT
Initial value	1	0	0	0	0	1	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Note: * Only a write of 0 for flag clearing is possible.

SSR is an 8-bit register containing status flags that indicate the operational status of SCI3, and multiprocessor bits.

SSR can be read or written to by the CPU at any time, but 1 cannot be written to bits TDRE, RDRF, OER, PER, and FER.

Bits TEND and MPBR are read-only bits, and cannot be modified.

SSR is initialized to H'84 upon reset, and in standby, module standby, or watch mode.

Bit 7: Transmit data register empty (TDRE)

Bit 7 indicates that transmit data has been transferred from TDR to TSR.

Bit 7 TDRE	Description	
0	Transmit data written in TDR has not been transferred to TSR Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction	
1	Transmit data has not been written to TDR, or transmit data written in TDR has been transferred to TSR Setting conditions: When bit TE in SCR3 is cleared to 0 When data is transferred from TDR to TSR	(initial value)

Bit 6: Receive data register full (RDRF)

Bit 6 indicates that received data is stored in RDR.

Bit 6 RDRF	Description	
0	There is no receive data in RDR Clearing conditions: After reading RDRF = 1, cleared by writing 0 to RDRF When RDR data is read by an instruction	(initial value)
1	There is receive data in RDR Setting condition: When reception ends normally and receive data is transferred from R	SR to RDR
Note:	If an error is detected in the receive data, or if the RE bit in SCR3 has been of RDR and bit RDRF are not affected and retain their previous state. Note that if data reception is completed while bit RDRF is still set to 1, an ov (OER) will result and the receive data will be lost.	
Bit 5:	Overrun error (OER)	

Bit 5 indicates that an overrun error has occurred during reception.

Bit 5 OER	Description	
0	Reception in progress or completed ^{*1} Clearing condition: After reading OER = 1, cleared by writing 0 to OER	(initial value)
1	An overrun error has occurred during reception ^{*2} Setting condition: When reception is completed with RDRF set to 1	
Notes:	 *1 When bit RE in SCR3 is cleared to 0, bit OER is not affected and retains state. *2 RDB retains the receive date it hold before the eventual events. 	·
	*2 RDR retains the receive data it held before the overrun error occurred, a received after the error is lost. Reception cannot be continued with bit C	

and in synchronous mode, transmission cannot be continued either.

Bit 4: Framing error (FER)

Bit 4 indicates that a framing error has occurred during reception in asynchronous mode.

Bit 4 FER	Description
0	Reception in progress or completed ^{*1} (initial value) Clearing condition: After reading FER = 1, cleared by writing 0 to FER
1	A framing error has occurred during reception Setting condition: When the stop bit at the end of the receive data is checked for a value of 1 at the end of reception, and the stop bit is 0 ^{*2}
Notes:	 *1 When bit RE in SCR3 is cleared to 0, bit FER is not affected and retains its previous state. *2 Note that, in 2-stop-bit mode, only the first stop bit is checked for a value of 1, and the second stop bit is not checked. When a framing error occurs the receive data is transferred to RDR but bit RDRF is not set. Reception cannot be continued with bit FER set to 1. In synchronous mode, neither transmission nor reception is possible when bit FER is set to 1.

Bit 3: Parity error (PER)

Bit 3 indicates that a parity error has occurred during reception with parity added in asynchronous mode.

Bit 3 PER	Description	
0	Reception in progress or completed ^{*1} Clearing condition: After reading PER = 1, cleared by writing 0 to PER	(initial value)
1	A parity error has occurred during reception ^{*2} Setting condition: When the number of 1 bits in the receive data plus parity bit does not match the parity designated by bit PM in the serial mode register (SMR)	
Notes:	 *1 When bit RE in SCR3 is cleared to 0, bit PER is not affected and reta state. *2 President in a bit is a bit in a bit in the state of the sta	

*2 Receive data in which a parity error has occurred is still transferred to RDR, but bit RDRF is not set. Reception cannot be continued with bit PER set to 1. In synchronous mode, neither transmission nor reception is possible when bit FER is set to 1.

Bit 2: Transmit end (TEND)

Bit 2 indicates that bit TDRE is set to 1 when the last bit of a transmit character is sent.

Bit 2 is a read-only bit and cannot be modified.

Bit 2 TEND	Description	
0	Transmission in progress Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction	
1	Transmission ended Setting conditions: When bit TE in SCR3 is cleared to 0 When bit TDRE is set to 1 when the last bit of a transmit chara	(initial value) acter is sent

Bit 1: Multiprocessor bit receive (MPBR)

Bit 1 stores the multiprocessor bit in a receive character during multiprocessor format reception in asynchronous mode.

Bit 1 is a read-only bit and cannot be modified.

Bit 1 MPBR	Description	
0	Data in which the multiprocessor bit is 0 has been received st	(initial value)
1	Data in which the multiprocessor bit is 1 has been received	
Note: *	When bit RE is cleared to 0 in SCR3 with the multiprocessor format, biaffected and retains its previous state.	it MPBR is not

Bit 0: Multiprocessor bit transfer (MPBT)

Bit 0 stores the multiprocessor bit added to transmit data when transmitting in asynchronous mode. The bit MPBT setting is invalid when synchronous mode is selected, when the multiprocessor communication function is disabled, and when not transmitting.

Bit 0 MPBT	Description	
0	A 0 multiprocessor bit is transmitted	(initial value)
1	A 1 multiprocessor bit is transmitted	

10.2.8 Bit rate register (BRR)

Bit	7	6	5	4	3	2	1	0
	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

BRR is an 8-bit register that designates the transmit/receive bit rate in accordance with the baud rate generator operating clock selected by bits CKS1 and CKS0 of the serial mode register (SMR).

BRR can be read or written by the CPU at any time.

BRR is initialized to H'FF upon reset, and in standby, module standby, or watch mode.

Table 10.3 shows examples of BRR settings in asynchronous mode. The values shown are for active (high-speed) mode.

Table 10.3 Examples of RRR Settings for Various Bit Pates (Asynchronous Mode) (1)

1 abic 10.5	Examples of DRR Settings for	various Die Rates (Asynem onous wood) (1)	
		020	

								OS	C						
		32.8 I	κHz	:	38.4 I	κHz		2 MH	lz	2.	4576	MHz		4 MH	łz
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110		nnot b		—	_		—	_	_	2	21	-0.83	_		_
150		ed, as ceeds		0	3	0	2	12	0.16	3	3	0	2	25	0.16
200	- 670	eeus	0 70	0	2	0	0	155	0.16	3	2	0		_	_
250				_	—		0	124	0	0	153	-0.26	0	249	0
300	_			0	1	0	0	103	0.16	3	1	0	2	12	0.16
600				0	0	0	0	51	0.16	3	0	0	0	103	0.16
1200				_	—		0	25	0.16	2	1	0	0	51	0.16
2400	_			_	_	_	0	12	0.16	2	0	0	0	25	0.16
4800				_	—		—	—	_	0	7	0	0	12	0.16
9600	_			_	_	_	_	_	_	0	3	0			_
19200	_			—	_	_	—	_	_	0	1	0	—		_
31250	_			—	_	—	0	0	0	—	—	—	0	1	0
38400				_			—	—		0	0	0	—	—	_

	050							
		10 MI	Hz		16 M	Hz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)		
110	2	88	-0.25	2	141	-0.02		
150	2	64	0.16	2	103	0.16		
200	2	48	-0.35	2	77	0.16		
250	2	38	0.16	2	62	-0.79		
300	_	—	—	2	51	0.16		
600	—	_	_	2	25	0.16		
1200	0	129	0.16	0	207	0.16		
2400	0	64	0.16	0	103	0.16		
4800	—	—	—	0	51	0.16		
9600	_	_	—	0	25	0.16		
19200	—	_	_	0	12	0.16		
31250	0	4	0	0	7	0		
38400		_	_	_	_			

080

 Table 10.3
 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)

Notes: 1. The setting should be made so that the error is not more than 1%.

2. The value set in BRR is given by the following equation:

$$N = \frac{OSC}{(64 \times 2^{2n} \times B)} - 1$$

where B: Bit rate (bit/s)

- N: Baud rate generator BRR setting ($0 \le N \le 255$)
- OSC: Value of ϕ_{OSC} (Hz)
- n: Baud rate generator input clock number (n = 0, 2, or 3)(The relation between n and the clock is shown in table 10.4.)
- 3. The error in table 10.3 is the value obtained from the following equation, rounded to two decimal places.

 $\text{Error (\%)} = \frac{\text{B (rate obtained from n, N, OSC)} - \text{R(bit rate in left-hand column in table 10.3.)}}{\text{R (bit rate in left-hand column in table 10.3.)}} \times 100$

Rev. 4.00, 05/03, page 323 of 562

		SMR Setting				
n	Clock	CKS1	CKS0			
0	φ	0	0			
0	φw/2 ^{*1} /φw ^{*2}	0	1			
2	φ/16	1	0			
3	ф/64	1	1			

Table 10.4 Relation between n and Clock

Notes: *1 \u03c6 w/2 clock in active (medium-speed/high-speed) mode and sleep mode

*2 ϕ w clock in subactive mode and subsleep mode

In subactive or subsleep mode, SCI3 can be operated when CPU clock is ϕ w/2 only.

Table 10.5 shows the maximum bit rate for each frequency. The values shown are for active (high-speed) mode.

	Maximum Bit Rate		Setting	
OSC (MHz)	(bit/s)	n	Ν	
0.0384*	600	0	0	
2	31250	0	0	
2.4576	38400	0	0	
4	62500	0	0	
10	156250	0	0	
16	250000	0	0	

Note: * When SMR is set up to CKS1 = 0, CKS0 = 1.

Table 10.6 shows examples of BRR settings in synchronous mode. The values shown are for active (high-speed) mode.

	OSC									
Bit Rate		38.4 k	Hz		2 MHz			4 MHz		
(bit/s)	n	Ν	Error	n	Ν	Error	n	Ν	Error	
200	0	23	0	_	_		_	_		
250	_	_		_	_	_	2	124	0	
300	2	0	0	—	_	_	—	_		
500				—	_	_	—	_		
1k				0	249	0	_	_		
2.5k				0	99	0	0	199	0	
5k				0	49	0	0	99	0	
10k				0	24	0	0	49	0	
25k				0	9	0	0	19	0	
50k				0	4	0	0	9	0	
100k				_	_	_	0	4	0	
250k				0	0	0	0	1	0	
500k							0	0	0	
1M										

Table 10.6	Examples of BRR Settings	for Various Bit Rates	(Synchronous Mode) (1)

			,	536					
Bit Rate		10 MH:	z		16 MHz				
(bit/s)	n	Ν	Error	n	Ν	Error			
200	_	—	_	_	_	_			
250	_	—	_	3	124	0			
300	_	—	_	—	_	_			
500	_	—	_	2	249	0			
1k	—	—	—	2	124	0			
2.5k	_	—	_	2	49	0			
5k	0	249	0	2	24	0			
10k	0	124	0	0	199	0			
25k	0	49	0	0	79	0			
50k	0	24	0	0	39	0			
100k	_	—	_	0	19	0			
250k	0	4	0	0	7	0			
500k	—	—	_	0	3	0			
1M	—	_	_	0	1	0			

 Table 10.6
 Examples of BRR Settings for Various Bit Rates (Synchronous Mode) (2)

OSC

Blank: Cannot be set.

- : A setting can be made, but an error will result.

Notes: The value set in BRR is given by the following equation:

$$N = \frac{OSC}{(8 \times 2^{2n} \times B)} - 1$$

where B: Bit rate (bit/s)

N: Baud rate generator BRR setting ($0 \le N \le 255$)

OSC: Value of ϕ_{OSC} (Hz)

n: Baud rate generator input clock number (n = 0, 2, or 3)
 (The relation between n and the clock is shown in table 10.7.)

		SMR Setting						
n	Clock	CKS1	CKS0					
0	φ	0	0					
0	$\phi_{w}/2^{*1}/\phi w^{*2}$	0	1					
2	φ/16	1	0					
3	ф/64	1	1					

Table 10.7 Relation between n and Clock


Notes: *1 ow/2 clock in active (medium-speed/high-speed) mode and sleep mode

*2 ww clock in subactive mode and subsleep mode

In subactive or subsleep mode, SCI3 can be operated when CPU clock is ϕ w/2 only.



10.2.9 Clock stop register 1 (CKSTPR1)



CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bits relating to SCI3 are described here. For details of the other bits, see the sections on the relevant modules.

Bit 5: SCI3 module standby mode control (S32CKSTP)

Bit 5 controls setting and clearing of module standby mode for SCI3.

S32CKSTP Description

0	SCI3 is set to module standby mode	
1	SCI3 module standby mode is cleared	(initial value)
Note:	All SCI3 register is initialized in module standby mode	

Note: All SCI3 register is initialized in module standby mode.

10.2.10 Serial Port Control Register (SPCR)

Bit	7	6	5	4	3	2	1	0
			SPC32		SCINV3	SCINV2		
Initial value	1	1	0		0	0		_
Read/Write			R/W	W	R/W	R/W	W	W

SPCR is an 8-bit readable/writable register that performs RXD_{32} and TXD_{32} pin input/output data inversion switching.

RENESAS

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

Bit 5: P4₂/TXD₃₂ pin function switch (SPC32)

This bit selects whether pin $P4_2/TXD_{32}$ is used as $P4_2$ or as TXD_{32} .

Bit 5 SPC32	Description	
0	Functions as P4 ₂ I/O pin	(initial value)
1	Functions as TXD ₃₂ output pin*	
Noto: * S	Sot the TE bit in SCP3 after setting this bit to 1	

Note: * Set the TE bit in SCR3 after setting this bit to 1.

Bit 4: Reserved bit

Bit 4 is reserved; only 0 can be written to this bit.

Bit 3: TXD₃₂ pin output data inversion switch

Bit 3 specifies whether or not TXD₃₂ pin output data is to be inverted.

Bit 3 SCINV3	Description	
0	TXD ₃₂ output data is not inverted	(initial value)
1	TXD ₃₂ output data is inverted	

Bit 2: RXD₃₂ pin input data inversion switch

Bit 2 specifies whether or not RXD₃₂ pin input data is to be inverted.

Bit 2 SCINV2	Description	
0	RXD ₃₂ input data is not inverted	(initial value)
1	RXD ₃₂ input data is inverted	

Bits 1 and 0: Reserved bits

Bits 1 and 0 are reserved; only 0 can written to these bits.

10.3 Operation

10.3.1 Overview

SCI3 can perform serial communication in two modes: asynchronous mode in which synchronization is provided character by character, and synchronous mode in which synchronization is provided by clock pulses. The serial mode register (SMR) is used to select asynchronous or synchronous mode and the data transfer format, as shown in table 10.8.

The clock source for SCI3 is determined by bit COM in SMR and bits CKE1 and CKE0 in SCR3, as shown in table 10.9.

1. Asynchronous mode

- Choice of 5-, 7-, or 8-bit data length
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bits. (The combination of these parameters determines the data transfer format and the character length.)
- Framing error (FER), parity error (PER), overrun error (OER), and break detection during reception
- Choice of internal or external clock as the clock source

When internal clock is selected: SCI3 operates on the baud rate generator clock, and a clock with the same frequency as the bit rate can be output.

When external clock is selected: A clock with a frequency 16 times the bit rate must be input. (The on-chip baud rate generator is not used.)

2. Synchronous mode

- Data transfer format: Fixed 8-bit data length
- Overrun error (OER) detection during reception
- Choice of internal or external clock as the clock source When internal clock is selected: SCI3 operates on the baud rate generator clock, and a serial

clock is output. When external clock is selected: The on-chip baud rate generator is not used, and SCI3

operates on the input serial clock.

		SMR				Data Transfer Format						
bit 7 COM	bit 6 CHR	bit 2 MP	bit 5 PE	bit 3 STOP	Mode	Data Length	Multiprocessor Bit	Parity Bit	Stop Bit Length			
0	0	0	0	0	Asynchronous	8-bit data	No	No	1 bit			
				1	mode				2 bits			
			1	0	-			Yes	1 bit			
				1	-				2 bits			
	1	_	0	0	-	7-bit data	-	No	1 bit			
				1	-				2 bits			
			1	0	-			Yes	1 bit			
				1	-				2 bits			
	0	1	0	0	-	8-bit data	Yes	No	1 bit			
				1	-				2 bits			
			1	0	-	5-bit data	No		1 bit			
				1	-				2 bits			
	1	_	0	0	-	7-bit data	Yes		1 bit			
				1	-				2 bits			
			1	0	-	5-bit data	No	Yes	1 bit			
				1	-				2 bits			
1	*	0	*	*	Synchronous mode	8-bit data	No	No	No Dop't coro			

Table 10.8 SMR Settings and Corresponding Data Transfer Formats

*: Don't care

SMR	SC	R3								
Bit 7	Bit 1	Bit 0	-	Transmit/Receive Clock						
COM	CKE1	CKE0	Mode	Clock Source	SCK ₃₂ Pin Function					
0	0	0	Asynchronous	Internal	I/O port (SCK ₃₂ pin not used)					
		1	mode		Outputs clock with same frequency as bit rate					
	1	0	-	External	Inputs clock with frequency 16 times bit rate					
1	0	0	Synchronous	Internal	Outputs serial clock					
	1	0	mode	External	Inputs serial clock					
0	1	1	Reserved (Do r	not specify these	e combinations)					
1	0	1	-							
1	1	1	-							

Table 10.9 SMR and SCR3 Settings and Clock Source Selection

3. Interrupts and continuous transmission/reception

SCI3 can carry out continuous reception using RXI and continuous transmission using TXI. These interrupts are shown in table 10.10.

Table 10.10	Transmit/Receive Interrupts	5

Interrupt	Flags	Interrupt Request Conditions	Notes
RXI	RDRF RIE	When serial reception is performed normally and receive data is transferred from RSR to RDR, bit RDRF is set to 1, and if bit RIE is set to 1 at this time, RXI is enabled and an interrupt is requested. (See figure 10.2(a).)	The RXI interrupt routine reads the receive data transferred to RDR and clears bit RDRF to 0. Continuous reception can be performed by repeating the above operations until reception of the next RSR data is completed.
TXI	TDRE TIE	When TSR is found to be empty (on completion of the previous transmission) and the transmit data placed in TDR is transferred to TSR, bit TDRE is set to 1. If bit TIE is set to 1 at this time, TXI is enabled and an interrupt is requested. (See figure 10.2(b).)	The TXI interrupt routine writes the next transmit data to TDR and clears bit TDRE to 0. Continuous transmission can be performed by repeating the above operations until the data transferred to TSR has been transmitted.
TEI	TEND TEIE	When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, TEI is enabled and an interrupt is requested. (See figure 10.2(c).)	TEI indicates that the next transmit data has not been written to TDR when the last bit of the transmit character in TSR is sent.




Figure 10.2(a) RDRF Setting and RXI Interrupt




Figure 10.2(b) TDRE Setting and TXI Interrupt




Figure 10.2(c) TEND Setting and TEI Interrupt

10.3.2 Operation in Asynchronous Mode

In asynchronous mode, serial communication is performed with synchronization provided character by character. A start bit indicating the start of communication and one or two stop bits indicating the end of communication are added to each character before it is sent.

SCI3 has separate transmission and reception units, allowing full-duplex communication. As the transmission and reception units are both double-buffered, data can be written during transmission and read during reception, making possible continuous transmission and reception.

1. Data transfer format

The general data transfer format in asynchronous communication is shown in figure 10.3.




Figure 10.3 Data Format in Asynchronous Communication

In asynchronous communication, the communication line is normally in the mark state (high level). SCI3 monitors the communication line and when it detects a space (low level), identifies this as a start bit and begins serial data communication.

One transfer data character consists of a start bit (low level), followed by transmit/receive data (LSB-first format, starting from the least significant bit), a parity bit (high or low level), and finally one or two stop bits (high level).

In asynchronous mode, synchronization is performed by the falling edge of the start bit during reception. The data is sampled on the 8th pulse of a clock with a frequency 16 times the bit period, so that the transfer data is latched at the center of each bit.



Table 10.11 shows the 16 data transfer formats that can be set in asynchronous mode. The format is selected by the settings in the serial mode register (SMR).

	s	MR		Serial Data Transfer Format and Frame Length						gth					
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	s			8-ł	oit da	ta				STOP		
0	0	0	1	s			8-ł	oit da	ta				STOP	STOP	
0	0	1	0	s			8-ł	oit da	ta				MPB	STOP	
0	0	1	1	s			8-ł	oit da	ta				МРВ	STOP	STOP
0	1	0	0	s			8-ł	oit da	ta				Р	STOP	
0	1	0	1	s			8-t	oit da	ta				Р	STOP	STOP
0	1	1	0	s			5-ł	oit da	ta	STOP					
0	1	1	1	s			5-ł	oit da	ta	STOP	STOP				
1	0	0	0	s			7-ł	oit da	ta			STOF	Ņ		
1	0	0	1	s			7-ł	oit da	ta			STOP	STOP		
1	0	1	0	s			7-ł	oit da	ta			MPB	STOP		
1	0	1	1	S			7-ł	oit da	ta			МРВ	STOP	STOP	
1	1	0	0	s			7-ł	oit da	ta			Ρ	STOP		
1	1	0	1	s			7-ł	oit da	ta			Ρ	STOP	STOP	,
1	1	1	0	s			5-ł	oit da	ta	P	STOP				
1	1	1	1	s			5-ł	oit da	ta	Р	STOP	STOP			

Table 10.11 Data Transfer Formats (Asynchronous Mode)

Notation:


S: Start bit STOP: Stop bit P: Parity bit MPB: Multiprocessor bit


2. Clock

Either an internal clock generated by the baud rate generator or an external clock input at the SCK_{32} pin can be selected as the SCI3 transmit/receive clock. The selection is made by means of bit COM in SMR and bits SCE1 and CKE0 in SCR3. See table 10.9 for details on clock source selection.

When an external clock is input at the SCK_{32} pin, the clock frequency should be 16 times the bit rate.

When SCI3 operates on an internal clock, the clock can be output at the SCK₃₂ pin. In this case the frequency of the output clock is the same as the bit rate, and the phase is such that the clock rises at the center of each bit of transmit/receive data, as shown in figure 10.4.





3. Data transfer operations

• SCI3 initialization

Before data is transferred on SCI3, bits TE and RE in SCR3 must first be cleared to 0, and then SCI3 must be initialized as follows.

Note: If the operation mode or data transfer format is changed, bits TE and RE must first be cleared to 0.

When bit TE is cleared to 0, bit TDRE is set to 1.

Note that the RDRF, PER, FER, and OER flags and the contents of RDR are retained when RE is cleared to 0.

When an external clock is used in asynchronous mode, the clock should not be stopped during operation, including initialization. When an external clock is used in synchronous mode, the clock should not be supplied during operation, including initialization.



Figure 10.5 shows an example of a flowchart for initializing SCI3.






Figure 10.5 Example of SCI3 Initialization Flowchart

• Transmitting

Figure 10.6 shows an example of a flowchart for data transmission. This procedure should be followed for data transmission after initializing SCI3.






SCI3 operates as follows when transmitting data.

SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made.

Serial data is transmitted from the TXD_{32} pin using the relevant data transfer format in table 10.11. When the stop bit is sent, SCI3 checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and when the stop bit has been sent, starts transmission of the next frame. If bit TDRE is set to 1, bit TEND in SSR bit is set to 1 the mark state, in which 1s are transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made.






Figure 10.7 Example of Operation when Transmitting in Asynchronous Mode (8-bit data, parity, 1 stop bit)

• Receiving

Figure 10.8 shows an example of a flowchart for data reception. This procedure should be followed for data reception after initializing SCI3.




Figure 10.8 Example of Data Reception Flowchart (Asynchronous Mode)

Rev. 4.00, 05/03, page 340 of 562




Figure 10.8 Example of Data Reception Flowchart (Asynchronous Mode) (cont)

SCI3 operates as follows when receiving data.

SCI3 monitors the communication line, and when it detects a 0 start bit, performs internal synchronization and begins reception. Reception is carried out in accordance with the relevant data transfer format in table 10.11. The received data is first placed in RSR in LSB-to-MSB order, and then the parity bit and stop bit(s) are received. SCI3 then carries out the following checks.

• Parity check

SCI3 checks that the number of 1 bits in the receive data conforms to the parity (odd or even) set in bit PM in the serial mode register (SMR).

• Stop bit check

SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked.

• Status check

SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR.

If no receive error is found in the above checks, bit RDRF is set to 1, and the receive data is stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the error checks identify a receive error, bit OER, PER, or FER is set to 1 depending on the kind of error. Bit RDRF retains its state prior to receiving the data. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested.

Table 10.12 shows the conditions for detecting a receive error, and receive data processing.

Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER, PER, and RDRF must therefore be cleared to 0 before resuming reception.

Receive Error	Abbr.	Detection Conditions	Receive Data Processing
Overrun error	OER	When the next date receive operation is completed while bit RDRF is still set to 1 in SSR	Receive data is not transferred from RSR to RDR
Framing error	FER	When the stop bit is 0	Receive data is transferred from RSR to RDR
Parity error	PER	When the parity (odd or even) set in SMR is different from that of the received data	Receive data is transferred from RSR to RDR




Figure 10.9 shows an example of the operation when receiving in asynchronous mode.

Figure 10.9 Example of Operation when Receiving in Asynchronous Mode (8-bit data, parity, 1 stop bit)

10.3.3 Operation in Synchronous Mode

In synchronous mode, SCI3 transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

SCI3 has separate transmission and reception units, allowing full-duplex communication with a shared clock.

As the transmission and reception units are both double-buffered, data can be written during transmission and read during reception, making possible continuous transmission and reception.

1. Data transfer format

The general data transfer format in asynchronous communication is shown in figure 10.10.




Figure 10.10 Data Format in Synchronous Communication

In synchronous communication, data on the communication line is output from one falling edge of the serial clock until the next falling edge. Data confirmation is guaranteed at the rising edge of the serial clock.

One transfer data character begins with the LSB and ends with the MSB. After output of the MSB, the communication line retains the MSB state.

When receiving in synchronous mode, SCI3 latches receive data at the rising edge of the serial clock.

The data transfer format uses a fixed 8-bit data length.

Parity and multiprocessor bits cannot be added.

2. Clock

Either an internal clock generated by the baud rate generator or an external clock input at the SCK_{32} pin can be selected as the SCI3 serial clock. The selection is made by means of bit COM in SMR and bits CKE1 and CKE0 in SCR3. See table 10.9 for details on clock source selection.

When SCI3 operates on an internal clock, the serial clock is output at the SCK₃₂ pin. Eight pulses of the serial clock are output in transmission or reception of one character, and when SCI3 is not transmitting or receiving, the clock is fixed at the high level.


3. Data transfer operations


• SCI3 initialization

Data transfer on SCI3 first of all requires that SCI3 be initialized as described in section 10.3.2, 3. SCI3 initialization, and shown in figure 10.5.

• Transmitting

Figure 10.11 shows an example of a flowchart for data transmission. This procedure should be followed for data transmission after initializing SCI3.





Renesas

SCI3 operates as follows when transmitting data.

SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made.

When clock output mode is selected, SCI3 outputs 8 serial clock pulses. When an external clock is selected, data is output in synchronization with the input clock.

Serial data is transmitted from the TXD32 pin in order from the LSB (bit 0) to the MSB (bit 7). When the MSB (bit 7) is sent, checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and starts transmission of the next frame. If bit TDRE is set to 1, SCI3 sets bit TEND to 1 in SSR, and after sending the MSB (bit 7), retains the MSB state. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made.

After transmission ends, the SCK pin is fixed at the high level.

Note: Transmission is not possible if an error flag (OER, FER, or PER) that indicates the data reception status is set to 1. Check that these error flags are all cleared to 0 before a transmit operation.

Figure 10.12 shows an example of the operation when transmitting in synchronous mode.




Figure 10.12 Example of Operation when Transmitting in Synchronous Mode

• Receiving

Figure 10.13 shows an example of a flowchart for data reception. This procedure should be followed for data reception after initializing SCI3.




Figure 10.13 Example of Data Reception Flowchart (Synchronous Mode)

SCI3 operates as follows when receiving data.

SCI3 performs internal synchronization and begins reception in synchronization with the serial clock input or output.

The received data is placed in RSR in LSB-to-MSB order.

After the data has been received, SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR.

If this check shows that there is no overrun error, bit RDRF is set to 1, and the receive data is stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the check identifies an overrun error, bit OER is set to 1.

Bit RDRF remains set to 1. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested.

See table 10.12 for the conditions for detecting a receive error, and receive data processing.

Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER, PER, and RDRF must therefore be cleared to 0 before resuming reception.

Figure 10.14 shows an example of the operation when receiving in synchronous mode.






Figure 10.14 Example of Operation when Receiving in Synchronous Mode

• Simultaneous transmit/receive

Figure 10.15 shows an example of a flowchart for a simultaneous transmit/receive operation. This procedure should be followed for simultaneous transmission/reception after initializing SCI3.





- Notes: 1. When switching from transmission to simultaneous transmission/reception, check that SCI3 has finished transmitting and that bits TDRE and TEND are set to 1, clear bit TE to 0, and then set bits TE and RE to 1 simultaneously.
 - 2. When switching from reception to simultaneous transmission/reception, check that SCI3 has finished receiving, clear bit RE to 0, then check that bit RDRF and the error flags (OER, FER, and PER) are cleared to 0, and finally set bits TE and RE to 1 simultaneously.

10.3.4 Multiprocessor Communication Function

The multiprocessor communication function enables data to be exchanged among a number of processors on a shared communication line. Serial data communication is performed in asynchronous mode using the multiprocessor format (in which a multiprocessor bit is added to the transfer data).

In multiprocessor communication, each receiver is assigned its own ID code. The serial communication cycle consists of two cycles, an ID transmission cycle in which the receiver is specified, and a data transmission cycle in which the transfer data is sent to the specified receiver. These two cycles are differentiated by means of the multiprocessor bit, 1 indicating an ID transmission cycle, and 0, a data transmission cycle.

The sender first sends transfer data with a 1 multiprocessor bit added to the ID code of the receiver it wants to communicate with, and then sends transfer data with a 0 multiprocessor bit added to the transmit data. When a receiver receives transfer data with the multiprocessor bit set to 1, it compares the ID code with its own ID code, and if they are the same, receives the transfer data sent next. If the ID codes do not match, it skips the transfer data until data with the multiprocessor bit set to 1 is sent again.

In this way, a number of processors can exchange data among themselves.

Figure 10.16 shows an example of communication between processors using the multiprocessor format.





Figure 10.16 Example of Inter-Processor Communication Using Multiprocessor Format (Sending data H'AA to receiver A)

There is a choice of four data transfer formats. If a multiprocessor format is specified, the parity bit specification is invalid. See table 10.11 for details.


For details on the clock used in multiprocessor communication, see section 10.3.2, Operation in Asynchronous Mode.

• Multiprocessor transmitting

Figure 10.17 shows an example of a flowchart for multiprocessor data transmission. This procedure should be followed for multiprocessor data transmission after initializing SCI3.



- Read the serial status register (SSR) and check that bit TDRE is set to 1, then set bit MPBT in SSR to 0 or 1 and write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically.
- When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically.
- If a break is to be output when data transmission ends, set the port PCR to 1 and clear the port PDR to 0, then clear bit TE in SCR3 to 0.



SCI3 operates as follows when transmitting data.

SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made.

Serial data is transmitted from the TXD pin using the relevant data transfer format in table 10.11. When the stop bit is sent, SCI3 checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and when the stop bit has been sent, starts transmission of the next frame. If bit TDRE is set to 1 bit TEND in SSR bit is set to 1, the mark state, in which 1s are transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made.

Figure 10.18 shows an example of the operation when transmitting using the multiprocessor format.





Figure 10.18 Example of Operation when Transmitting using Multiprocessor Format (8-bit data, multiprocessor bit, 1 stop bit)

• Multiprocessor receiving

Figure 10.19 shows an example of a flowchart for multiprocessor data reception. This procedure should be followed for multiprocessor data reception after initializing SCI3.

Rev. 4.00, 05/03, page 353 of 562

Renesas



- 1. Set bit MPIE to 1 in SCR3.
- Read bits OER and FER in the serial status register (SSR) to determine if there is an error. If a receive error has occurred, execute receive error processing.
- Read SSR and check that bit RDRF is set to 1. If it is, read the receive data in RDR and compare it with this receiver's own ID. If the ID is not this receiver's, set bit MPIE to 1 again. When the RDR data is read, bit RDRF is cleared to 0 automatically.
- 4. Read SSR and check that bit RDRF is set to 1, then read the data in RDR.
- 5. If a receive error has occurred, read bits OER and FER in SSR to identify the error, and after carrying out the necessary error processing, ensure that bits OER and FER are both cleared to 0. Reception cannot be resumed if either of these bits is set to 1. In the case of a framing error, a break can be detected by reading the value of the RXD₃₂ pin.

Figure 10.19 Example of Multiprocessor Data Reception Flowchart




Figure 10.19 Example of Multiprocessor Data Reception Flowchart (cont)

Figure 10.20 shows an example of the operation when receiving using the multiprocessor format.




Figure 10.20 Example of Operation when Receiving using Multiprocessor Format (8-bit data, multiprocessor bit, 1 stop bit)

Rev. 4.00, 05/03, page 356 of 562

10.4 Interrupts

SCI3 can generate six kinds of interrupts: transmit end, transmit data empty, receive data full, and three receive error interrupts (overrun error, framing error, and parity error). These interrupts have the same vector address.

The various interrupt requests are shown in table 10.13.

Table 10.13 SCI3 Interrupt Requests

Interrupt Abbr.	Interrupt Request	Vector Address
RXI	Interrupt request initiated by receive data full flag (RDRF)	H'0024
TXI	Interrupt request initiated by transmit data empty flag (TDRE)	-
TEI	Interrupt request initiated by transmit end flag (TEND)	-
ERI	Interrupt request initiated by receive error flag (OER, FER, PER)	-

Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SCR3.

When bit TDRE is set to 1 in SSR, a TXI interrupt is requested. When bit TEND is set to 1 in SSR, a TEI interrupt is requested. These two interrupts are generated during transmission.

The initial value of bit TDRE in SSR is 1. Therefore, if the transmit data empty interrupt request (TXI) is enabled by setting bit TIE to 1 in SCR3 before transmit data is transferred to TDR, a TXI interrupt will be requested even if the transmit data is not ready.

Also, the initial value of bit TEND in SSR is 1. Therefore, if the transmit end interrupt request (TEI) is enabled by setting bit TEIE to 1 in SCR3 before transmit data is transferred to TDR, a TEI interrupt will be requested even if the transmit data has not been sent.

Effective use of these interrupt requests can be made by having processing that transfers transmit data to TDR carried out in the interrupt service routine.

To prevent the generation of these interrupt requests (TXI and TEI), on the other hand, the enable bits for these interrupt requests (bits TIE and TEIE) should be set to 1 after transmit data has been transferred to TDR.

When bit RDRF is set to 1 in SSR, an RXI interrupt is requested, and if any of bits OER, PER, and FER is set to 1, an ERI interrupt is requested. These two interrupt requests are generated during reception.

For further details, see section 3.3, Interrupts.

Rev. 4.00, 05/03, page 357 of 562

10.5 Application Notes

The following points should be noted when using SCI3.

1. Relation between writes to TDR and bit TDRE

Bit TDRE in the serial status register (SSR) is a status flag that indicates that data for serial transmission has not been prepared in TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. When SCI3 transfers data from TDR to TSR, bit TDRE is set to 1.

Data can be written to TDR irrespective of the state of bit TDRE, but if new data is written to TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost of it has not yet been transferred to TSR. Accordingly, to ensure that serial transmission is performed dependably, you should first check that bit TDRE is set to 1, then write the transmit data to TDR once only (not two or more times).

2. Operation when a number of receive errors occur simultaneously

If a number of receive errors are detected simultaneously, the status flags in SSR will be set to the states shown in table 10.14. If an overrun error is detected, data transfer from RSR to RDR will not be performed, and the receive data will be lost.

SS	SSR Status Flags			Receive Data Transfer				
RDRF *	OER	FER	PER	$RSR \rightarrow RDR$	Receive Error Status			
1	1	0	0	Х	Overrun error			
0	0	1	0	0	Framing error			
0	0	0	1	0	Parity error			
1	1	1	0	Х	Overrun error + framing error			
1	1	0	1	Х	Overrun error + parity error			
0	0	1	1	0	Framing error + parity error			
1	1	1	1	Х	Overrun error + framing error + parity error			

Table 10.14 SSR Status Flag States and Receive Data Transfer

O: Receive data is transferred from RSR to RDR.

X: Receive data is not transferred from RSR to RDR.

Note: * Bit RDRF retains its state prior to data reception. However, note that if RDR is read after an overrun error has occurred in a frame because reading of the receive data in the previous frame was delayed, RDRF will be cleared to 0.

3. Break detection and processing

When a framing error is detected, a break can be detected by reading the value of the RXD_{32} pin directly. In a break, the input from the RXD_{32} pin becomes all 0s, with the result that bit FER is set and bit PER may also be set.

SCI3 continues the receive operation even after receiving a break. Note, therefore, that even though bit FER is cleared to 0 it will be set to 1 again.

4. Mark state and break detection

When bit TE is cleared to 0, the TXD_{32} pin functions as an I/O port whose input/output direction and level are determined by PDR and PCR. This fact can be used to set the TXD_{32} pin to the mark state, or to detect a break during transmission.

To keep the communication line in the mark state (1 state) until bit TE is set to 1, set PCR = 1 and PDR = 1. Since bit TE is cleared to 0 at this time, the TXD_{32} pin functions as an I/O port and 1 is output.

To detect a break, clear bit TE to 0 after setting PCR = 1 and PDR = 0.

When bit TE is cleared to 0, the transmission unit is initialized regardless of the current transmission state, the TXD_{32} pin functions as an I/O port, and 0 is output from the TXD_{32} pin.

5. Receive error flags and transmit operation (synchronous mode only)

When a receive error flag (OER, PER, or FER) is set to 1, transmission cannot be started even if bit TDRE is cleared to 0. The receive error flags must be cleared to 0 before starting transmission.

Note also that receive error flags cannot be cleared to 0 even if bit RE is cleared to 0.

6. Receive data sampling timing and receive margin in asynchronous mode

In asynchronous mode, SCI3 operates on a basic clock with a frequency 16 times the transfer rate. When receiving, SCI3 performs internal synchronization by sampling the falling edge of the start bit with the basic clock. Receive data is latched internally at the 8th rising edge of the basic clock. This is illustrated in figure 10.21.

Rev. 4.00, 05/03, page 359 of 562




Figure 10.21 Receive Data Sampling Timing in Asynchronous Mode

Consequently, the receive margin in asynchronous mode can be expressed as shown in equation (1).

$$M = \{(0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F\} \times 100 [\%] \qquad \dots Equation (1)$$

where M: Receive margin (%)
N: Ratio of bit rate to clock (N = 16)
D: Clock duty (D = 0.5 to 1.0)
L: Frame length (L = 9 to 12)
F: Absolute value of clock frequency deviation

Substituting 0 for F (absolute value of clock frequency deviation) and 0.5 for D (clock duty) in equation (1), a receive margin of 46.875% is given by equation (2).

When D = 0.5 and F = 0, $M = \{0.5 - 1/(2 \times 16)\} \times 100 [\%]$ = 46.875% Equation (2)

However, this is only a computed value, and a margin of 20% to 30% should be allowed when carrying out system design.

7. Relation between RDR reads and bit RDRF

In a receive operation, SCI3 continually checks the RDRF flag. If bit RDRF is cleared to 0 when reception of one frame ends, normal data reception is completed. If bit RDRF is set to 1, this indicates that an overrun error has occurred.

When the contents of RDR are read, bit RDRF is cleared to 0 automatically. Therefore, if bit RDR is read more than once, the second and subsequent read operations will be performed while bit RDRF is cleared to 0. Note that, when an RDR read is performed while bit RDRF is cleared to 0, if the read operation coincides with completion of reception of a frame, the next frame of data may be read. This is illustrated in figure 10.22.




Figure 10.22 Relation between RDR Read Timing and Data

In this case, only a single RDR read operation (not two or more) should be performed after first checking that bit RDRF is set to 1. If two or more reads are performed, the data read the first time should be transferred to RAM, etc., and the RAM contents used. Also, ensure that there is sufficient margin in an RDR read operation before reception of the next frame is completed. To be precise in terms of timing, the RDR read should be completed before bit 7 is transferred in synchronous mode, or before the STOP bit is transferred in asynchronous mode.

8. Transmit and receive operations when making a state transition

Make sure that transmit and receive operations have completely finished before carrying out state transition processing.

Rev. 4.00, 05/03, page 361 of 562

9. Switching SCK₃₂ function

If pin SCK₃₂ is used as a clock output pin by SCI3 in synchronous mode and is then switched to a general input/output pin (a pin with a different function), the pin outputs a low level signal for half a system clock (ϕ) cycle immediately after it is switched.

This can be prevented by either of the following methods according to the situation.

- a. When an SCK₃₂ function is switched from clock output to non clock-output When stopping data transfer, issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively. In this case, bit COM in SMR should be left 1. The above prevents SCK₃₂ from being used as a general input/output pin. To avoid an intermediate level of voltage from being applied to SCK₃₂, the line connected to SCK₃₂ should be pulled up to the V_{CC} level via a resistor, or supplied with output from an external device.
- b. When an SCK₃₂ function is switched from clock output to general input/output When stopping data transfer,
 - (i) Issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively.
 - (ii) Clear bit COM in SMR to 0
 - (iii) Clear bits CKE1 and CKE0 in SCR3 to 0

Note that special care is also needed here to avoid an intermediate level of voltage from being applied to SCK₃₂.

10. Set up at subactive or subsleep mode

At subactive or subsleep mode, SCI3 becomes possible use only at CPU clock is $\phi w/2$.

Section 11 10-Bit PWM

11.1 Overview

The H8/38024 Group is provided with two on-chip 10-bit PWMs (pulse width modulators), designated PWM1 and PWM2, with identical functions. The PWMs can be used as D/A converters by connecting a low-pass filter. In this section the suffix m (m = 1 or 2) is used with register names, etc., as in PWDRLm, which denotes the PWDRL registers for each PWM.


11.1.1 Features

Features of the 10-bit PWMs are as follows.

- Choice of four conversion periods Any of the following conversion periods can be chosen: 4,096/\$\oplus, with a minimum modulation width of 4/\$\oplus 2,048/\$\oplus, with a minimum modulation width of 2/\$\oplus 1,024/\$\oplus, with a minimum modulation width of 1/\$\oplus 512/\$\oplus, with a minimum modulation width of 1/2 \$\oplus
- Pulse division method for less ripple
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

11.1.2 Block Diagram

Figure 11.1 shows a block diagram of the 10-bit PWM.





11.1.3 Pin Configuration

Table 11.1 shows the output pin assigned to the 10-bit PWM.

Table 11.1 Pin Configuration

Name	Abbr.	I/O	Function
PWM1 output pin	PWM1	Output	Pulse-division PWM waveform output (PWM1)
PWM2 output pin	PWM2	Output	Pulse-division PWM waveform output (PWM2)

11.1.4 Register Configuration

Table 11.2 shows the register configuration of the 10-bit PWM.

Table 11.2 Register Configuration

Name	Abbr.	R/W	Initial Value	Address
PWM1 control register	PWCR1	W	H'FC	H'FFD0
PWM1 data register U	PWDRU1	W	H'FC	H'FFD1
PWM1 data register L	PWDRL1	W	H'00	H'FFD2
PWM2 control register	PWCR2	W	H'FC	H'FFCD
PWM2 data register U	PWDRU2	W	H'FC	H'FFCE
PWM2 data register L	PWDRL2	W	H'00	H'FFCF
Clock stop register 2	CKSTPR2	R/W	H'FF	H'FFFB

Register Descriptions 11.2

11.2.1 **PWM Control Register (PWCRm)**

Bit	7	6	5	4	3	2	1	0
			_				PWCRm1	PWCRm0
Initial value	1	1	1	1	1	1	0	0
Read/Write	_	_	_		_		W	W

PWCRm is an 8-bit write-only register for input clock selection.

Upon reset, PWCRm is initialized to H'FC.

Bits 7 to 2: Reserved bits

Bits 7 to 2 are reserved; they are always read as 1, and cannot be modified.

Bits 1 and 0: Clock select 1 and 0 (PWCRm1, PWCRm0)

Bits 1 and 0 select the clock supplied to the 10-bit PWM. These bits are write-only bits; they are always read as 1.

PWCRm1	PWCRm0	Description	
0	0	The input clock is ϕ (t ϕ^* = 1/ ϕ) The conversion period is 512/ ϕ , with a minimum modulation width of 1/2 ϕ	(initial value)
0	1	The input clock is $\phi/2$ (t $\phi^* = 2/\phi$) The conversion period is 1,024/ ϕ , with a minimum modulation width of 1/ ϕ	
1	0	The input clock is $\phi/4$ (t $\phi^* = 4/\phi$) The conversion period is 2,048/ ϕ , with a minimum modulation width of 2/ ϕ	
1	1	The input clock is $\phi/8$ (t $\phi^* = 8/\phi$) The conversion period is 4,096/ ϕ , with a minimum modulation width of 4/ ϕ	

RENESAS

Bit 1 Bit 0

Note: * Period of PWM input clock.

11.2.2 PWM Data Registers U and L (PWDRUm, PWDRLm)

PWDRUm								
Bit	7	6	5	4	3	2	1	0
	_				—		PWDRUm1	PWDRUm0
Initial value	1	1	1	1	1	1	0	0
Read/Write							W	W
PWDRLm								
Bit	7	6	5	4	3	2	1	0
	PWDRLm7	PWDRLm6	PWDRLm5	PWDRLm4	PWDRLm3	PWDRLm2	PWDRLm1	PWDRLm0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PWDRUm and PWDRLm form a 10-bit write-only register, with the upper 2 bits assigned to PWDRUm and the lower 8 bits to PWDRLm. The value written to PWDRUm and PWDRLm gives the total high-level width of one PWM waveform cycle.

When 10-bit data is written to PWDRUm and PWDRLm, the register contents are latched in the PWM waveform generator, updating the PWM waveform generation data. The 10-bit data should always be written in the following sequence:

- 1. Write the lower 8 bits to PWDRLm.
- 2. Write the upper 2 bits to PWDRUm for the same channel.

PWDRUm and PWDRLm are write-only registers. If they are read, all bits are read as 1.

Upon reset, PWDRUm is initialized to H'FC, and PWDRLm to H'00.

11.2.3 Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1	0
	—		_	PW2CKSTP	AECKSTP	WDCKSTP	PW1CKSTP	LDCKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	—	—	—	R/W	R/W	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the PWM is described here. For details of the other bits, see the sections on the relevant modules.

Bits 4 and 1: PWM module standby mode control (PWmCKSTP)

Bits 4 and 1 control setting and clearing of module standby mode for the PWMm.

PWmCKSTP	Description	
0	PWMm is set to module standby mode	
1	PWMm module standby mode is cleared	(initial value)

11.3 Operation

11.3.1 Operation

When using the 10-bit PWM, set the registers in the following sequence.


- 1. Set PWM1 or PWM2 in PMR9 to 1 for the PWM channel to be used, so that pin P9₀/PWM1 or P9₁/PWM2 is designated as the PWM output pin.
- 3. Set the output waveform data in PWDRUm and PWDRLm. Be sure to write in the correct sequence, first PWDRLm then PWDRUm for the same channel. When data is written to PWDRUm, the data will be latched in the PWM waveform generator, updating the PWM waveform generation in synchronization with internal signals.

One conversion period consists of 4 pulses, as shown in figure 11.2. The total of the high-level pulse widths during this period (T_H) corresponds to the data in PWDRUm and PWDRLm. This relation can be represented as follows.

 $T_{\rm H} = (\text{data value in PWDRUm and PWDRLm} + 4) \times t_{\phi}/2$

where t ϕ is the PWM input clock period: $1/\phi$ (PWCRm = H'0), $2/\phi$ (PWCRm = H'1), $4/\phi$ (PWCRm = H'2), or $8/\phi$ (PWCRm = H'3).

Example: Settings in order to obtain a conversion period of 1,024 μ s: When PWCRm1 = 0 and PWCRm0 = 0, the conversion period is 512/ ϕ , so ϕ must be 0.5 MHz. In this case, tfn = 256 μ s, with 1/2 ϕ (resolution) = 1.0 μ s. When PWCRm1 = 0 and PWCRm0 = 1, the conversion period is 1,024/ ϕ , so ϕ must be 1 MHz. In this case, tfn = 256 μ s, with 1/ ϕ (resolution) = 1.0 μ s. When PWCRm1 = 1 and PWCRm0 = 0, the conversion period is 2,048/ ϕ , so ϕ must be 2 MHz. In this case, tfn = 256 μ s, with 2/ ϕ (resolution) = 1.0 μ s. When PWCRm1 = 1 and PWCRm0 = 1, the conversion period is 4,096/ ϕ , so ϕ must be 4 MHz. In this case, tfn = 256 μ s, with 4/ ϕ (resolution) = 1.0 μ s Accordingly, for a conversion period of 1,024 μ s, the system clock frequency (ϕ) must be 0.5 MHz, 1 MHz, 2 MHz, or 4MHz.





11.3.2 PWM Operation Modes

PWM operation modes are shown in table 11.3.

Table 11.3 PWM Operation Modes

Operation Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
PWCRm	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
PWDRUm	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
PWDRLm	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained

Section 12 A/D Converter

12.1 Overview

The H8/38024 Group includes on-chip a resistance-ladder-based successive-approximation analog-to-digital converter, and can convert up to 8 channels of analog input.

12.1.1 Features

The A/D converter has the following features.

- 10-bit resolution
- Eight input channels
- Conversion time: approx. 12.4 µs per channel (at 5 MHz operation)
- Built-in sample-and-hold function
- Interrupt requested on completion of A/D conversion
- A/D conversion can be started by external trigger input
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

12.1.2 Block Diagram

Figure 12.1 shows a block diagram of the A/D converter.




Figure 12.1 Block Diagram of the A/D Converter

12.1.3 Pin Configuration

Table 12.1 shows the A/D converter pin configuration.

Name	Abbr.	I/O	Function
Analog power supply	AV _{CC}	Input	Power supply and reference voltage of analog part
Analog ground	AV _{SS}	Input	Ground and reference voltage of analog part
Analog input 0	AN ₀	Input	Analog input channel 0
Analog input 1	AN ₁	Input	Analog input channel 1
Analog input 2	AN ₂	Input	Analog input channel 2
Analog input 3	AN ₃	Input	Analog input channel 3
Analog input 4	AN ₄	Input	Analog input channel 4
Analog input 5	AN ₅	Input	Analog input channel 5
Analog input 6	AN ₆	Input	Analog input channel 6
Analog input 7	AN ₇	Input	Analog input channel 7
External trigger input	ADTRG	Input	External trigger input for starting A/D conversion

Table 12.1 Pin Configuration

12.1.4 Register Configuration

Table 12.2 shows the A/D converter register configuration.

Table 12.2 Register Configuration

Name	Abbr.	R/W	Initial Value	Address
A/D mode register	AMR	R/W	H'30	H'FFC6
A/D start register	ADSR	R/W	H'7F	H'FFC7
A/D result register H	ADRRH	R	Not fixed	H'FFC4
A/D result register L	ADRRL	R	Not fixed	H'FFC5
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

12.2 Register Descriptions

12.2.1 A/D Result Registers (ADRRH, ADRRL)

Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0			—	—	—	_
Initial value	Unde-	_	_	_			_									
	fined															
Read/Write	R	R	R	R	R	R	R	R	R	R	—	—	—	—	—	—
									_				~			
				ADI	RRH							AD	RRL			

ADRRH and ADRRL together comprise a 16-bit read-only register for holding the results of analog-to-digital conversion. The upper 8 bits of the data are held in ADRRH, and the lower 2 bits in ADRRL.

ADRRH and ADRRL can be read by the CPU at any time, but the ADRRH and ADRRL values during A/D conversion are not fixed. After A/D conversion is complete, the conversion result is stored as 10-bit data, and this data is held until the next conversion operation starts.

ADRRH and ADRRL are not cleared on reset.

12.2.2 A/D Mode Register (AMR)

Bit	7	6	5	4	3	2	1	0
	CKS	TRGE	—	—	СНЗ	CH2	CH1	CH0
Initial value	0	0	1	1	0	0	0	0
Read/Write	R/W	R/W	_		R/W	R/W	R/W	R/W

AMR is an 8-bit read/write register for specifying the A/D conversion speed, external trigger option, and the analog input pins.

Upon reset, AMR is initialized to H'30.

Bit 7: Clock select (CKS)

Bit 7 sets the A/D conversion speed.

Bit 7		C	Conversion Time	
CKS	Conversion Period	φ = 1 MHz	φ = 5 MHz	
0	62/φ (initial value)	62 µs	12.4 µs	
1	31/ф	31 µs	*	

Note: * Operation is not guaranteed if the conversion time is less than 12.4 µs. Set bit 7 for a value of at least 12.4 µs.

Bit 6: External trigger select (TRGE)

Bit 6 enables or disables the start of A/D conversion by external trigger input.

Bit 6 TRGE	Description
0	Disables start of A/D conversion by external trigger (initial value
1	Enables start of A/D conversion by rising or falling edge of external trigger at pin ADTRG*
Note: *	The external trigger (ADTRG) edge is selected by bit IEG4 of IEGR. See 1. IRQ edge select register (IEGR) in section 3.3.2 for details.

Bits 5 and 4: Reserved bits

Bits 5 and 4 are reserved; they are always read as 1, and cannot be modified.

Bits 3 to 0: Channel select (CH3 to CH0)

Bits 3 to 0 select the analog input channel.

The channel selection should be made while bit ADSF is cleared to 0.

Bit 3 CH3	Bit 2 CH2	Bit 1 CH1	Bit 0 CH0	Analog Input Channel	
0	0	*	*	No channel selected	(initial value)
0	1	0	0	AN ₀	
0	1	0	1	AN ₁	
0	1	1	0	AN ₂	
0	1	1	1	AN ₃	
1	0	0	0	AN ₄	
1	0	0	1	AN ₅	
1	0	1	0	AN ₆	
1	0	1	1	AN ₇	
1	1	*	*	Setting prohibited	

*: Don't care

12.2.3 A/D Start Register (ADSR)

Bit	7	6	5	4	3	2	1	0
	ADSF	_	—	_		—		
Initial value	0	1	1	1	1	1	1	1
Read/Write	R/W	_	_	_	_	_		_

The A/D start register (ADSR) is an 8-bit read/write register for starting and stopping A/D conversion.

A/D conversion is started by writing 1 to the A/D start flag (ADSF) or by input of the designated edge of the external trigger signal, which also sets ADSF to 1. When conversion is complete, the converted data is set in ADRRH and ADRRL, and at the same time ADSF is cleared to 0.

Bit 7: A/D start flag (ADSF)

Bit 7 controls and indicates the start and end of A/D conversion.

Bit 7 ADSF	Description	
0	Read: Indicates the completion of A/D conversion	(initial value)
	Write: Stops A/D conversion	
1	Read: Indicates A/D conversion in progress	
	Write: Starts A/D conversion	

Bits 6 to 0: Reserved bits

Bits 6 to 0 are reserved; they are always read as 1, and cannot be modified.

12.2.4 Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1	0
	_		S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write			R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the A/D converter is described here. For details of the other bits, see the sections on the relevant modules.

Bit 4: A/D converter module standby mode control (ADCKSTP)

Bit 4 controls setting and clearing of module standby mode for the A/D converter.

ADCKSTP	Description	
0	A/D converter is set to module standby mode	
1	A/D converter module standby mode is cleared	(initial value)

12.3 Operation

12.3.1 A/D Conversion Operation

The A/D converter operates by successive approximations, and yields its conversion result as 10bit data.

A/D conversion begins when software sets the A/D start flag (bit ADSF) to 1. Bit ADSF keeps a value of 1 during A/D conversion, and is cleared to 0 automatically when conversion is complete.

The completion of conversion also sets bit IRRAD in interrupt request register 2 (IRR2) to 1. An A/D conversion end interrupt is requested if bit IENAD in interrupt enable register 2 (IENR2) is set to 1.

If the conversion time or input channel needs to be changed in the A/D mode register (AMR) during A/D conversion, bit ADSF should first be cleared to 0, stopping the conversion operation, in order to avoid malfunction.

12.3.2 Start of A/D Conversion by External Trigger Input

The A/D converter can be made to start A/D conversion by input of an external trigger signal. External trigger input is enabled at pin ADTRG when bit IRQ4 in PMR1 is set to 1 and bit TRGE in AMR is set to 1. Then when the input signal edge designated in bit IEG4 of interrupt edge select register (IEGR) is detected at pin ADTRG, bit ADSF in ADSR will be set to 1, starting A/D conversion.

Figure 12.2 shows the timing.




Figure 12.2 External Trigger Input Timing

12.3.3 A/D Converter Operation Modes

A/D converter operation modes are shown in table 12.3.

 Table 12.3
 A/D Converter Operation Modes

Operation Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
AMR	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADSR	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADRRH	Retained*	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADRRL	Retained*	Functions	Functions	Retained	Retained	Retained	Retained	Retained
Noto * U	ndafinad in		readt					

Note: * Undefined in a power-on reset.

12.4 Interrupts

When A/D conversion ends (ADSF changes from 1 to 0), bit IRRAD in interrupt request register 2 (IRR2) is set to 1.

A/D conversion end interrupts can be enabled or disabled by means of bit IENAD in interrupt enable register 2 (IENR2).

For further details see section 3.3, Interrupts.

12.5 Typical Use

An example of how the A/D converter can be used is given below, using channel 1 (pin AN1) as the analog input channel. Figure 12.3 shows the operation timing.

- 1. Bits CH3 to CH0 of the A/D mode register (AMR) are set to 0101, making pin AN₁ the analog input channel. A/D interrupts are enabled by setting bit IENAD to 1, and A/D conversion is started by setting bit ADSF to 1.
- 2. When A/D conversion is complete, bit IRRAD is set to 1, and the A/D conversion result is stored in ADRRH and ADRRL. At the same time ADSF is cleared to 0, and the A/D converter goes to the idle state.
- 3. Bit IENAD = 1, so an A/D conversion end interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The A/D conversion result is read and processed.
- 6. The A/D interrupt handling routine ends.

If ADSF is set to 1 again afterward, A/D conversion starts and steps 2 through 6 take place.

RENESAS

Rev. 4.00, 05/03, page 379 of 562




Figure 12.3 Typical A/D Converter Operation Timing

Rev. 4.00, 05/03, page 380 of 562




Figure 12.4 Flow Chart of Procedure for Using A/D Converter (Polling by Software)




Figure 12.5 Flow Chart of Procedure for Using A/D Converter (Interrupts Used)

12.6 Application Notes

12.6.1 Application Notes

- Data in ADRRH and ADRRL should be read only when the A/D start flag (ADSF) in the A/D start register (ADSR) is cleared to 0.
- Changing the digital input signal at an adjacent pin during A/D conversion may adversely affect conversion accuracy.
- When A/D conversion is started after clearing module standby mode, wait for 10ϕ clock cycles before starting.
- In active mode or sleep mode, analog power supply current (AI_{STOP1}) flows into the ladder resistance even when the A/D converter is not operating. Therefore, if the A/D converter is not used, it is recommended that AV_{CC} be connected to the system power supply and the

Rev. 4.00, 05/03, page 382 of 562

ADCKSTP (A/D converter module standby mode control) bit be cleared to 0 in clock stop register 1 (CKSTPR1).

12.6.2 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion precision is guaranteed for an input signal for which the signal source impedance is 10 k Ω or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 10 k Ω , charging may be insufficient and it may not be possible to guarantee A/D conversion precision. However, a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 k Ω , and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/µs or greater) (see figure 12.6). When converting a high-speed analog signal, a low-impedance buffer should be inserted.

12.6.3 Influences on Absolute Precision

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the mounting board.




Figure 12.6 Analog Input Circuit Example

Rev. 4.00, 05/03, page 383 of 562

Rev. 4.00, 05/03, page 384 of 562

Section 13 LCD Controller/Driver

13.1 Overview

The H8/38024 Group has an on-chip segment type LCD control circuit, LCD driver, and power supply circuit, enabling it to directly drive an LCD panel.

13.1.1 Features

Features of the LCD controller/driver are given below.


• Display capacity

Duty Cycle	Internal Driver
Static	32 seg
1/2	32 seg
1/3	32 seg
1/4	32 seg

- LCD RAM capacity
 8 bits × 16 bytes (128 bits)
- Word access to LCD RAM
- All four segment output pins can be used individually as port pins.
- Common output pins not used because of the duty cycle can be used for common doublebuffering (parallel connection).
- Display possible in operating modes other than standby mode
- Choice of 11 frame frequencies
- Built-in power supply split-resistance, supplying LCD drive power
- Use of module standby mode enables this module to be placed in standby mode independently when not used.
- A or B waveform selectable by software

Rev. 4.00, 05/03, page 385 of 562

13.1.2 Block Diagram






Figure 13.1 Block Diagram of LCD Controller/Driver

13.1.3 Pin Configuration

Table 13.1 shows the LCD controller/driver pin configuration.

Table 13.1 Pin Configuration

Name	Abbr.	I/O	Function
Segment output pins	SEG_{32} to SEG_1	Output	LCD segment drive pins All pins are multiplexed as port pins (setting programmable)
Common output pins	COM ₄ to COM ₁	Output	LCD common drive pins Pins can be used in parallel with static or 1/2 duty
LCD power supply pins	V ₁ , V ₂ , V ₃	_	Used when a bypass capacitor is connected externally, and when an external power supply circuit is used

13.1.4 Register Configuration

Table 13.2 shows the register configuration of the LCD controller/driver.

Table 13.2 LCD Controller/Driver Registers

Name	Abbr.	R/W	Initial Value	Address
LCD port control register	LPCR	R/W	—	H'FFC0
LCD control register	LCR	R/W	H'80	H'FFC1
LCD control register 2	LCR2	R/W		H'FFC2
LCD RAM		R/W	Undefined	H'F740 to H'F74F
Clock stop register 2	CKSTPR2	R/W	H'FF	H'FFFB

13.2 Register Descriptions

Bit	7	6	5	4	3	2	1	0
	DTS1	DTS0	CMX		SGS3	SGS2	SGS1	SGS0
Initial value	0	0	0		0	0	0	0
Read/Write	R/W	R/W	R/W	W	R/W	R/W	R/W	R/W

13.2.1 LCD Port Control Register (LPCR)

LPCR is an 8-bit read/write register which selects the duty cycle and LCD driver pin functions.

Bits 7 to 5: Duty cycle select 1 and 0 (DTS1, DTS0), common function select (CMX)

The combination of DTS1 and DTS0 selects static, 1/2, 1/3, or 1/4 duty. CMX specifies whether or not the same waveform is to be output from multiple pins to increase the common drive power when not all common pins are used because of the duty setting.

Bit 7 DTS1	Bit 6 DTS0	Bit 5 CMX	Duty Cycle	Common Drivers	Notes
0	0	0	Static	COM ₁ (initial value)	Do not use COM_4 , COM_3 , and COM_2 .
		1		COM ₄ to COM ₁	COM ₄ , COM ₃ , and COM ₂ output the same waveform as COM ₁ .
0	1	0	1/2 duty	COM_2 and COM_1	Do not use COM ₄ and COM ₃ .
		1	_	COM ₄ to COM ₁	COM_4 outputs the same waveform as COM_3 , and COM_2 outputs the same waveform as COM_1 .
1	0	0	1/3 duty	COM ₃ to COM ₁	Do not use COM ₄ .
		1		COM ₄ to COM ₁	Do not use COM ₄ .
1	1	0	1/4 duty	COM ₄ to COM ₁	
		1			

Bit 4: Reserved bit

Bit 4 is reserved. It can only be written with 0.

Bits 3 to 0: Segment driver select 3 to 0 (SGS3 to SGS0)

Bits 3 to 0 select the segment drivers to be used.

Bit 3 SGS3	Bit 2 SGS2	Bit 1 SGS1	Bit 0 SGS0		SEG ₂₈ to SEG ₂₅	SEG ₂₄ to SEG ₂₁	SEG ₂₀ to SEG ₁₇	SEG ₁₆ to SEG ₁₃	SEG ₁₂ to SEG ₉	SEG ₈ to SEG₅	SEG₄ to SEG₁	Notes
0	0	0	0	Port	Port	Port	Port	Port	Port	Port	Port	(Initial value)
			1	Port	Port	Port	Port	Port	Port	Port	SEG	
		1	0	Port	Port	Port	Port	Port	Port	SEG	SEG	
			1	Port	Port	Port	Port	Port	SEG	SEG	SEG	
	1	0	0	Port	Port	Port	Port	SEG	SEG	SEG	SEG	_
			1	Port	Port	Port	SEG	SEG	SEG	SEG	SEG	_
		1	0	Port	Port	SEG	SEG	SEG	SEG	SEG	SEG	_
			1	Port	SEG	SEG	SEG	SEG	SEG	SEG	SEG	
1	0	0	0	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	_
			1	SEG	SEG	SEG	SEG	SEG	SEG	SEG	Port	
		1	0	SEG	SEG	SEG	SEG	SEG	SEG	Port	Port	
			1	SEG	SEG	SEG	SEG	SEG	Port	Port	Port	
	1	0	0	SEG	SEG	SEG	SEG	Port	Port	Port	Port	
			1	SEG	SEG	SEG	Port	Port	Port	Port	Port	
		1	0	SEG	SEG	Port	Port	Port	Port	Port	Port	_
			1	SEG	Port	Port	Port	Port	Port	Port	Port	

Function of Pins SEG_{32} to SEG_1

RENESAS

Rev. 4.00, 05/03, page 389 of 562

13.2.2 LCD Control Register (LCR)

Bit	7	6	5	4	3	2	1	0
	—	PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0
Initial value	1	0	0	0	0	0	0	0
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LCR is an 8-bit read/write register which performs LCD drive power supply on/off control and display data control, and selects the frame frequency.

LCR is initialized to H'80 upon reset.

Bit 7: Reserved bit

Bit 7 is reserved; it is always read as 1 and cannot be modified.

Bit 6: LCD drive power supply on/off control (PSW)

Bit 6 can be used to turn the LCD drive power supply off when LCD display is not required in a power-down mode, or when an external power supply is used. When the ACT bit is cleared to 0, or in standby mode, the LCD drive power supply is turned off regardless of the setting of this bit.

Bit 6 PSW	Description	
0	LCD drive power supply off	(initial value)
1	LCD drive power supply on	

Bit 5: Display function activate (ACT)

Bit 5 specifies whether or not the LCD controller/driver is used. Clearing this bit to 0 halts operation of the LCD controller/driver. The LCD drive power supply is also turned off, regardless of the setting of the PSW bit. However, register contents are retained.

Bit 5		
ACT	Description	
0	LCD controller/driver operation halted	(initial value)
1	LCD controller/driver operates	

Bit 4: Display data control (DISP)

Bit 4 specifies whether the LCD RAM contents are displayed or blank data is displayed regardless of the LCD RAM contents.

Bit 4 DISP	Description	
0	Blank data is displayed	(initial value)
1	LCD RAM data is display	

Bits 3 to 0: Frame frequency select 3 to 0 (CKS3 to CKS0)

Bits 3 to 0 select the operating clock and the frame frequency. In subactive mode, watch mode, and subsleep mode, the system clock (ϕ) is halted, and therefore display operations are not performed if one of the clocks from $\phi/2$ to $\phi/256$ is selected. If LCD display is required in these modes, ϕw , $\phi w/2$, or $\phi w/4$ must be selected as the operating clock.

Bit 3	Bit 2	Bit 1	Bit 0		Frame	e Frequency ^{*2}
CKS3	CKS2	CKS1	CKS0	Operating Clock	φ = 2 MHz	φ = 250 kHz ^{*1}
0	*	0	0	φw	128 Hz ^{*3} (initia	l value)
0	*	0	1	φw/2	64 Hz ^{*3}	
0	*	1	*	φw/4	32 Hz ^{*3}	
1	0	0	0	ф/2	—	244 Hz
1	0	0	1	ф/4	977 Hz	122 Hz
1	0	1	0	ф/8	488 Hz	61 Hz
1	0	1	1	ф/16	244 Hz	30.5 Hz
1	1	0	0	ф/32	122 Hz	—
1	1	0	1	ф/64	61 Hz	_
1	1	1	0	ф/128	30.5 Hz	—
1	1	1	1	ф/256		_

*: Don't care

Notes: *1 This is the frame frequency in active (medium-speed, ϕ osc/16) mode when ϕ = 2 MHz.

*2 When 1/3 duty is selected, the frame frequency is 4/3 times the value shown.

*3 This is the frame frequency when $\phi w = 32.768 \text{ kHz}$.

13.2.3 LCD Control Register 2 (LCR2)

Bit	7	6	5	4	3	2	1	0
	LCDAB	—		_	_	—		_
Initial value	0	1	1					_
Read/Write	R/W			W	W	W	W	W

LCR2 is an 8-bit read/write register which controls switching between the A waveform and B waveform.

Bit 7: A waveform/B waveform switching control (LCDAB)

Bit 7 specifies whether the A waveform or B waveform is used as the LCD drive waveform.

Bit 7		
LCDAB	Description	
0	Drive using A waveform	(initial value)
1	Drive using B waveform	


Bits 6 and 5: Reserved bits

Bits 6 and 5 are reserved; they are always read as 1 and cannot be modified.

Bits 4 to 0: Reserved bits

Bits 4 to 0 are reserved; they can only be written with 0.

13.2.4 Clock Stop Register 2 (CKSTPR2)



CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the LCD controller/driver is described here. For details of the other bits, see the sections on the relevant modules.

Bit 0: LCD controller/driver module standby mode control (LDCKSTP)

Bit 0 controls setting and clearing of module standby mode for the LCD controller/driver.

Bit 0 LDCKSTP	Description	
0	LCD controller/driver is set to module standby mode	
1	LCD controller/driver module standby mode is cleared	(initial value)

13.3 Operation

13.3.1 Settings up to LCD Display

To perform LCD display, the hardware and software related items described below must first be determined.

1. Hardware settings

a. Using 1/2 duty

When 1/2 duty is used, interconnect pins V₂ and V₃ as shown in figure 13.2.




Figure 13.2 Handling of LCD Drive Power Supply when Using 1/2 Duty

b. Large-panel display

As the impedance of the built-in power supply split-resistance is large, it may not be suitable for driving a large panel. If the display lacks sharpness when using a large panel, refer to section 13.3.4, Boosting the LCD Drive Power Supply. When static or 1/2 duty is selected, the common output drive capability can be increased. Set CMX to 1 when selecting the duty cycle. In this mode, with a static duty cycle pins COM₄ to COM₁ output the same waveform, and with 1/2 duty the COM₁ waveform is output from pins COM₂ and COM₁, and the COM₂ waveform is output from pins COM₄ and COM₃.

2. Software settings

a. Duty selection

Any of four duty cycles—static, 1/2 duty, 1/3 duty, or 1/4 duty—can be selected with bits DTS1 and DTS0.

b. Segment selection

The segment drivers to be used can be selected with bits SGS₃ to SGS₀.

c. Frame frequency selection

The frame frequency can be selected by setting bits CKS_3 to CKS_0 . The frame frequency should be selected in accordance with the LCD panel specification. For the clock selection method in watch mode, subactive mode, and subsleep mode, see section 13.3.3, Operation in Power-Down Modes.

d. A or B waveform selection

Either the A or B waveform can be selected as the LCD waveform to be used by means of LCDAB.

13.3.2 Relationship between LCD RAM and Display

The relationship between the LCD RAM and the display segments differs according to the duty cycle. LCD RAM maps for the different duty cycles are shown in figures 13.3 to 13.6.

After setting the registers required for display, data is written to the part corresponding to the duty using the same kind of instruction as for ordinary RAM, and display is started automatically when turned on. Word- or byte-access instructions can be used for RAM setting.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
H'F740	SEG2	SEG2	SEG2	SEG2	SEG1	SEG1	SEG1	SEG1
H'F74F	SEG32	SEG32	SEG32	SEG32	SEG31	SEG31	SEG31	SEG31
	∳ COM4	∳ COM3	∳ COM2	∳ COM1	∳ COM4	∳ COM3	∲ COM2	∲ COM1

Figure 13.3	LCD	RAM	Map	(1/4 Duty)
- gui e rete	202		p	(1, 1, 2, 4, 5))






Figure 13.4 LCD RAM Map (1/3 Duty)












Figure 13.7 Output Waveforms for Each Duty Cycle (A Waveform)




Figure 13.8 Output Waveforms for Each Duty Cycle (B Waveform)

Data		0	0	1	1
М		0	1	0	1
Static	Common output	V ₁	V _{SS}	V ₁	V _{SS}
	Segment output	V ₁	Vss	V _{SS}	V ₁
1/2 duty	Common output	V ₂ , V ₃	V ₂ , V ₃	V ₁	V _{SS}
	Segment output	V ₁	V _{SS}	Vss	V ₁
1/3 duty	Common output	V ₃	V ₂	V ₁	V _{SS}
	Segment output	V ₂	V_3	V _{SS}	V ₁
1/4 duty	Common output	V ₃	V ₂	V ₁	V _{SS}
	Segment output	V ₂	V ₃	V _{SS}	V ₁

Table 13.3Output Levels

M: LCD alternation signal

13.3.3 Operation in Power-Down Modes

In the H8/38024 Group, the LCD controller/driver can be operated even in the power-down modes. The operating state of the LCD controller/driver in the power-down modes is summarized in table 13.4.

In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops, and therefore, unless ϕw , $\phi w/2$, or $\phi w/4$ has been selected by bits CKS3 to CKS0, the clock will not be supplied and display will halt. Since there is a possibility that a direct current will be applied to the LCD panel in this case, it is essential to ensure that ϕw , $\phi w/2$, or $\phi w/4$ is selected. In active (medium-speed) mode, the system clock is switched, and therefore CKS3 to CKS0 must be modified to ensure that the frame frequency does not change.

Table 13.4 Power-Down Modes and Display Operation

Mode		Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
Clock	φ	Runs	Runs	Runs	Stops	Stops	Stops	Stops	Stops ^{*4}
	φw	Runs	Runs	Runs	Runs	Runs	Runs	Stops ^{*1}	Stops ^{*4}
Display	ACT = 0	Stops	Stops	Stops	Stops	Stops	Stops	Stops ^{*2}	Stops
operation	ACT = 1	Stops	Functions	Functions	Functions*3	Functions*3	Functions*3	Stops*2	Stops

Notes: *1 The subclock oscillator does not stop, but clock supply is halted.

*2 The LCD drive power supply is turned off regardless of the setting of the PSW bit.

*3 Display operation is performed only if ϕw , $\phi w/2$, or $\phi w/4$ is selected as the operating clock.

*4 The clock supplied to the LCD stops.

Rev. 4.00, 05/03, page 401 of 562

13.3.4 Boosting the LCD Drive Power Supply

When a large panel is driven, the on-chip power supply capacity may be insufficient. If the power supply capacity is insufficient when V_{CC} is used as the power supply, the power supply impedance must be reduced. This can be done by connecting bypass capacitors of around 0.1 to 0.3 μ F to pins V₁ to V₃, as shown in figure 13.9, or by adding a split-resistance externally.




Figure 13.9 Connection of External Split-Resistance

Section 14 Electrical Characteristics

14.1 H8/38024 ZTAT Version and Mask ROM Version Absolute Maximum Ratings

Table 14.1 lists the absolute maximum ratings.

Table 14.1 Absolute Maximum Ratings

Item		Symbol	Value	Unit	Note
Power supply vo	oltage	Vcc	–0.3 to +7.0	V	*1
Analog power su	upply voltage	AV _{CC}	–0.3 to +7.0	V	_
Programming vo	oltage	V _{PP}	–0.3 to +13.0	V	
Input voltage	Ports other than Port B and IRQAEC	Vin	-0.3 to VCC +0.3	V	
	Port B	AV_{in}	-0.3 to AV _{CC} +0.3	V	
	IRQAEC	HV _{in}	–0.3 to +7.3	V	
Port 9 pin voltag	e	V _{P9}	–0.3 to +7.3	V	
Operating tempe	erature	T _{opr}	–20 to +75 (regular specifications)	°C	
			–40 to +85 (wide-range specifications)	°C	
Storage tempera	ature	T _{stg}	–55 to +125	°C	


Notes: *1 Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

14.2 H8/38024 ZTAT Version and Mask ROM Version Electrical Characteristics

14.2.1 Power Supply Voltage and Operating Range


The power supply voltage and operating range are indicated by the shaded region in the figures.

1. Power supply voltage and oscillator frequency range



Rev. 4.00, 05/03, page 404 of 562

2. Power supply voltage and operating frequency range



- N
 625

 250


 15.625

 (7.8125)


 1.8
 2.7

 4.5
 5.5

 Vcc (V)
 - Active (medium-speed) mode
 - Sleep (medium-speed) mode (except A/D converter)



3. Analog power supply voltage and A/D converter operating range



RENESAS

Note 3: When AVcc = 1.8 V to 2.7 V, the operating range is limited to ϕ = 1.0 MHz when using an oscillator, and is ϕ = 0.5 MHz to 1.0 MHz when using an external clock.



5.5

- Subsleep mode (except CPU)
- Watch mode (except CPU)

14.2.2 DC Characteristics

Table 14.2 lists the DC characteristics of the H8/38024.

Table 14.2 DC Characteristics

 $V_{CC} = 1.8 \text{ V}$ to 5.5 V, $AV_{CC} = 1.8 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications), $T_a = +75^{\circ}\text{C}$ (Die) (including subactive mode) unless otherwise indicated.

		Valu	es					
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input high	VIH	RES,	$0.8 V_{CC}$	_	V _{CC} + 0.3	V	V_{CC} = 4.0 V to 5.5 V	
voltage	$\label{eq:WKP_0} \begin{array}{l} WKP_0 \text{ to } WKP_7, \\ \hline IRQ_0, \ \overline{IRQ}_1, \\ \hline IRQ_3, \ \overline{IRQ}_4, \\ AEVL, \ AEVH, \\ TMIC, \ TMIF, \\ TMIG, \ \overline{ADTRG}, \\ SCK_{32} \end{array}$	0.9 V _{CC}	_	V _{CC} + 0.3	_	Except the above	-	
		RXD ₃₂ , UD	$0.7 \ V_{CC}$	—	V _{CC} + 0.3	V	V_{CC} = 4.0 V to 5.5 V	-
			$0.8 V_{CC}$	_	V _{CC} + 0.3		Except the above	_
		OSC1	$0.8 V_{CC}$	—	V _{CC} + 0.3	V	$V_{\rm CC}$ = 4.0 V to 5.5 V	_
			$0.9 V_{CC}$	_	V _{CC} + 0.3		Except the above	_
		X ₁	$0.9 V_{CC}$	—	V _{CC} + 0.3	V	$V_{\rm CC}$ = 1.8 V to 5.5 V	
		P1 ₃ , P1 ₄ ,	$0.7 \ V_{CC}$	—	V _{CC} + 0.3	V	V_{CC} = 4.0 V to 5.5 V	_
		$\begin{array}{l} {\sf P1}_6, {\sf P1}_7, \\ {\sf P3}_0 \mbox{ to } {\sf P3}_7, \\ {\sf P4}_0 \mbox{ to } {\sf P4}_3, \\ {\sf P5}_0 \mbox{ to } {\sf P5}_7, \\ {\sf P6}_0 \mbox{ to } {\sf P5}_7, \\ {\sf P7}_0 \mbox{ to } {\sf P6}_7, \\ {\sf P8}_0 \mbox{ to } {\sf P8}_7, \\ {\sf PA}_0 \mbox{ to } {\sf PA}_3 \end{array}$	0.8 V _{cc}		V _{cc} + 0.3	_	Except the above	-
		PB_0 to PB_7	$0.7 V_{\text{CC}}$		AV_{CC} + 0.3	_	$V_{\rm CC}$ = 4.0 V to 5.5 V	_
			$0.8 V_{CC}$	_	AV_{CC} + 0.3		Except the above	_
		IRQAEC	$0.8 V_{CC}$	_	7.3	V	$V_{\rm CC}$ = 4.0 V to 5.5 V	_
			$0.9 V_{CC}$	—	7.3		Except the above	

			Values					
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input low	VIL	RES,	-0.3	_	$0.2 V_{\text{CC}}$	V	V_{CC} = 4.0 V to 5.5 V	
voltage		WKP ₀ to WKP ₇ , IRQ ₀ , IRQ ₁ , IRQ ₃ , IRQ ₄ , IRQAEC, AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK ₃₂	-0.3	_	0.1 V _{cc}		Except the above	-
		RXD ₃₂ , UD	-0.3	_	$0.3 V_{\text{CC}}$	V	V_{CC} = 4.0 V to 5.5 V	-
			-0.3	—	$0.2 V_{CC}$		Except the above	-
		OSC ₁	-0.3	_	$0.2 V_{\text{CC}}$	V	V_{CC} = 4.0 V to 5.5 V	-
			-0.3	—	$0.1 V_{\text{cc}}$		Except the above	-
		X ₁	-0.3	—	$0.1 V_{\text{CC}}$	V	V_{CC} = 1.8 V to 5.5 V	-
		P1 ₃ , P1 ₄ ,	-0.3	_	$0.3 V_{CC}$	V	V_{CC} = 4.0 V to 5.5 V	-
		$\begin{array}{l} {\sf P1}_6, {\sf P1}_7, \\ {\sf P3}_0 \mbox{ to } {\sf P3}_7, \\ {\sf P4}_0 \mbox{ to } {\sf P4}_3, \\ {\sf P5}_0 \mbox{ to } {\sf P5}_7, \\ {\sf P6}_0 \mbox{ to } {\sf P5}_7, \\ {\sf P7}_0 \mbox{ to } {\sf P6}_7, \\ {\sf P8}_0 \mbox{ to } {\sf P8}_7, \\ {\sf P4}_0 \mbox{ to } {\sf P4}_3, \\ {\sf PB}_0 \mbox{ to } {\sf PB}_7 \end{array}$	-0.3	_	0.2 V _{cc}		Except the above	_
Output high voltage	V _{OH}	P1 ₃ , P1 ₄ , P1 ₆ , P1 ₇ ,	$V_{\text{CC}} - 1.0$	—	_	V	V_{CC} = 4.0 V to 5.5 V -I _{OH} = 1.0 mA	
		P3 ₀ to P3 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ ,	$V_{CC} - 0.5$		_		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $-I_{OH} = 0.5 \text{ mA}$	
		P_{0}^{-1} to P_{0}^{-1} , P_{0}^{-1} to P_{0}^{-1} , P_{0}^{-1} to P_{0}^{-1} , P_{0}^{-1} to P_{0}^{-1}	V _{CC} - 0.3	—	_		–I _{OH} = 0.1 mA	

		Applicable Pins		Valu	es			
Item	Symbol		Min	Тур	Max	Unit	Test Condition	Notes
Output low voltage	V _{OL}	P1 ₃ , P1 ₄ , P1 ₆ , P1 ₇ ,	_		0.6	V	V_{CC} = 4.0 V to 5.5 V I _{OL} = 1.6 mA	
		$P4_0$ to $P4_2$	_	_	0.5		I _{OL} = 0.4 mA	-
		$\begin{array}{c} P5_{0} \text{ to } P5_{7}, \\ P6_{0} \text{ to } P6_{7}, \\ P7_{0} \text{ to } P7_{7}, \\ P8_{0} \text{ to } P8_{7}, \\ PA_{0} \text{ to } PA_{3} \end{array}$	_	_	0.5		I _{OL} = 0.4 mA	-
		P3 ₀ to P3 ₇	_	_	1.5		V _{CC} = 4.0 V to 5.5 V I _{OL} = 10 mA	-
			_	_	0.6		V _{CC} = 4.0 V to 5.5 V I _{OL} = 1.6 mA	-
			_		0.5		I _{OL} = 0.4 mA	_
		P9 ₀ to P9 ₂	_	_	0.5		V_{CC} = 2.2 to 5.5 V I _{OL} = 25 mA	*5
							I _{OL} = 15 mA	-
			_	_	0.5		I _{OL} = 10 mA	*6
		P93 to P95	_	_	0.5		I _{OL} = 10 mA	
Input/output	I _{IL}	RES, P4 ₃	_		20.0	μA	$V_{IN} = 0.5 V$ to	*2
leakage			_		1.0		$V_{CC} - 0.5 V$	*1
current		$\begin{array}{c} OSC_{1}, X_{1}, \\ P1_{3}, P1_{4}, \\ P1_{6}, P1_{7}, \\ P3_{0} \ to \ P3_{7}, \\ P4_{0} \ to \ P4_{2}, \\ P5_{0} \ to \ P5_{7}, \\ P6_{0} \ to \ P6_{7}, \\ P7_{0} \ to \ P7_{7}, \\ P8_{0} \ to \ P8_{7}, \\ IRQAEC, \\ P9_{0} \ to \ P9_{5}, \\ PA_{0} \ to \ PA_{3} \end{array}$	_	_	1.0	μA	$V_{IN} = 0.5 V$ to $V_{CC} - 0.5 V$	
		PB ₀ to PB ₇	_	_	1.0		$V_{IN} = 0.5 V$ to $AV_{CC} - 0.5 V$	-

				Valu	es			
Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Pull-up MOS current	—I _p	P1 ₃ , P1 ₄ , P1 ₆ , P1 ₇ , P3 ₀ to P3 ₇ ,	50.0	_	300.0	μA	$V_{CC} = 5 V,$ $V_{IN} = 0 V$	
		P5 $_{0}$ to P5 $_{7}$, P6 $_{0}$ to P6 $_{7}$	_	35.0	_		V _{CC} = 2.7 V, V _{IN} = 0 V	Reference value
Input capacitance	C _{IN}	All input pins except power supply, $\overline{\text{RES}}$, P4 ₃ , PB ₀ to PB ₇	_	—	15.0	рF	f = 1 MHz, $V_{IN} = 0 \text{ V},$ $T_a = 25^{\circ}\text{C}$	
		IRQAEC	_		30.0			
		RES	_		80.0	_		*2
			_	—	15.0			*1
		P4 ₃	_		50.0	_		*2
			_		15.0	_		*1
		PB ₀ to PB ₇	_		15.0	_		
Active mode current	I _{OPE1}	V _{cc}	_	7.0	10.0	mA	Active (high-speed) mode V_{CC} = 5 V, f_{OSC} = 10 MHz	*3 *4
dissipation	I _{OPE2}	V _{cc}	—	2.2	3.0	mA	Active (medium- speed) mode $V_{CC} = 5 V$, $f_{OSC} = 10 MHz$ $\phi_{osc}/128$	*3 *4
Sleep mode current dissipation	I _{SLEEP}	V _{cc}	—	3.8	5.0	mA	V _{cc} =5 V, f _{osc} =10 MHz	*3 *4
Subactive mode current dissipation	I _{SUB}	V _{cc}	_	15.0	30.0	μA	V_{CC} = 2.7 V, LCD on 32 kHz crystal oscillator ($\phi_{SUB}=\phi_w/2$)	*3 *4
				8.0	_	μA	$V_{CC} = 2.7 V,$ LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/8)$	*3 *4 Reference value
Subsleep mode current dissipation	I _{SUBSP}	V _{cc}		7.5	16.0	μA	V_{CC} = 2.7 V, LCD on 32 kHz crystal oscillator ($\phi_{SUB}=\phi_w/2$)	*3 *4

		Applicable Pins		Valu	es			Notes
Item	Symbol		Min	Тур	Мах	Unit	Test Condition	
Watch	Iwatch	V _{cc}	_	3.8	6.0	μA	V _{CC} = 2.7 V,	*2
mode							32 kHz crystal	*3 *4
current dissipation							oscillator LCD not used	
				2.8	6.0			*1
								*3 *4
Standby	I _{STBY}	V _{cc}		1.0	5.0	μA	32 kHz crystal	*3 *4
mode current							oscillator not used	*4
dissipation	N/	N/	4 5			N/		
RAM data retaining	V_{RAM}	V _{cc}	1.5	_	_	V		
voltage								
Allowable	I _{OL}	Output pins	_	_	2.0	mA	$V_{\rm CC}$ = 4.0 V to 5.5 V	
output low		except port 3						
current (per pin)		and 9			40.0			
(F - F -)		Port 3	_		10.0		$V_{\rm CC}$ = 4.0 V to 5.5 V	
		Output pins except port 9	—	—	0.5			
		P9 ₀ to P9 ₂	—	_	25.0		$V_{\rm CC}$ = 2.2 V to 5.5 V	*5
			_	—	15.0			-
			—	—	10.0			
		P9 ₃ to P9 ₅	_	—	10.0			
Allowable	ΣI_{OL}	Output pins	—	—	40.0	mA	V_{CC} = 4.0 V to 5.5 V	
output low current		except ports 3 and 9						
(total)		Port 3	_	_	80.0		$V_{\rm CC}$ = 4.0 V to 5.5 V	
		Output pins	_	_	20.0			
		except port 9						
		Port 9	_	_	80.0			
Allowable	–I _{он}	All output pins	_	_	2.0	mA	$V_{\rm CC}$ = 4.0 V to 5.5 V	
output high current (per pin)			_	_	0.2		Except the above	
Allowable	$\Sigma - I_{OH}$	All output pins	_	_	15.0	mA	V_{CC} = 4.0 V to 5.5 V	
output high current (total)			_	—	10.0		Except the above	

Notes: Connect the TEST pin to V_{SS} .

- *1 Applies to the Mask ROM products.
- *2 Applies to the HD64738024.
- *3 Pin states during current measurement.

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I _{OPE1})	V_{cc}	Operates	V _{cc}	Halted	System clock oscillator: crystal
Active (medium- speed) mode (I _{OPE2})					Subclock oscillator: Pin X ₁ = GND
Sleep mode	V_{CC}	Only timers operate	V_{CC}	Halted	_
Subactive mode	Vcc	Operates	V _{cc}	Halted	System clock oscillator:
Subsleep mode	V _{cc}	Only timers operate, CPU stops	V _{cc}	Halted	crystal Subclock oscillator:
Watch mode	V _{cc}	Only time base operates, CPU stops	V _{cc}	Halted	[–] crystal
Standby mode	V_{CC}	CPU and timers both stop	V_{CC}	Halted	System clock oscillator: crystal
					Subclock oscillator: Pin X ₁ = GND

*4 Excludes current in pull-up MOS transistors and output buffers.

*5 When the PIOFF bit in the port mode register 9 is 0.

*6 When the PIOFF bit in the port mode register 9 is 1.

14.2.3 AC Characteristics

Table 14.3 lists the control signal timing, and tables 14.4 lists the serial interface timing of the H8/38024.

Table 14.3 Control Signal Timing

 $V_{CC} = 1.8 \text{ V}$ to 5.5 V, $AV_{CC} = 1.8 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications), $T_a = +75^{\circ}\text{C}$ (Die) (including subactive mode) unless otherwise indicated.

		Applicable		Values	6			Reference
ltem	Symbol	••	Min	Тур	Max	Unit	Test Condition	Figure
System clock	f _{osc}	OSC_1, OSC_2	2.0	_	16.0	MHz	$V_{\rm CC}$ = 4.5 V to 5.5 V	
oscillation frequency			2.0	_	10.0	-	V_{CC} = 2.7 V to 5.5 V	=
nequency			2.0	_	4.0	_	Except the above	_
OSC clock (ϕ_{OSC}) cycle time	t _{osc}	OSC ₁ , OSC ₂	62.5	_	500 (1000)	ns	$V_{\rm CC}$ = 4.5 V to 5.5 V	Figure 14.1 *2
			100	_	500 (1000)	_	$V_{\rm CC}$ = 2.7 V to 5.5 V	_
			250	—	500 (1000)	_	Except the above	_
System clock (t _{cyc}		2	_	128	t _{osc}		
cycle time			_	_	128	μs	_	
Subclock oscillation frequency	f _W	X ₁ , X ₂	—	32.768 or 38.4	_	kHz		
Watch clock (ϕ_W) cycle time	t _w	X ₁ , X ₂	_	30.5 or 26.0	_	μs		Figure 14.1
Subclock (ϕ_{SUB}) cycle time	t _{subcyc}		2	—	8	tw		*1
Instruction cycle time			2	—	—	t _{cyc} t _{subcyc}		
Oscillation stabilization time	t _{rc}	OSC ₁ , OSC ₂	_	20	45	μs	Figure 14.8 V _{CC} = 2.2 V to 5.5 V	Figure 14.8
			_	_	50	ms	Except the above	-
		X ₁ , X ₂	—	—	2.0	s	$V_{\rm CC}$ = 2.7 V to 5.5 V	*3
			_	—	10.0	_	V_{cc} = 2.2 V to 5.5 V	_

		Applicable		Values	5			Reference
ltem	Symbol		Min	Тур	Max	Unit	Test Condition	Figure
External clock high	t _{CPH}	OSC1	25		_	ns	V_{CC} = 4.5 V to 5.5 V	Figure 14.1
width			40		—	_	V_{CC} = 2.7 V to 5.5 V	-
			100	_	_	_	Except the above	-
		X ₁	_	15.26 or 13.02	_	μs		-
External clock low	t _{CPL}	OSC ₁	25			ns	$V_{\rm CC}$ = 4.5 V to 5.5 V	Figure 14.1
width			40	_	_		V_{CC} = 2.7 V to 5.5 V	-
			100		_		Except the above	_
		X ₁	_	15.26 or 13.02	_	μs		-
External clock rise	t _{CPr}	OSC ₁	_	_	6	ns	V_{CC} = 4.5 V to 5.5 V	Figure 14.1
time			_		10		$V_{\rm CC}$ = 2.7 V to 5.5 V	-
					25		Except the above	-
		X ₁	_	_	55.0	ns		-
External clock fall	t _{CPf}	OSC1	_	_	6	ns	$V_{\rm CC}$ = 4.5 V to 5.5 V	Figure 14.1
time			_	_	10	_	V_{CC} = 2.7 V to 5.5 V	-
			_	_	25		Except the above	-
		X ₁	_		55.0	ns		-
Pin $\overline{\text{RES}}$ low width	t _{REL}	RES	10		_	t _{cyc}		Figure 14.2
Input pin high width	t⊮	IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIC, TMIF, TMIG, ADTRG	2	_	_	t _{cyc} t _{subcyc}		Figure 14.3
		AEVL, AEVH	0.5	_		t _{osc}		-
Input pin low width	tı∟	IRQ ₀ , IRQ ₁ , IRQ ₃ , IRQ ₄ , IRQAEC, WKP ₀ to WKP ₇ , TMIC, TMIF, TMIG, ADTRG	2	_	_	t _{cyc} t _{subcyc}		Figure 14.3
		AEVL, AEVH	0.5		_	$\mathbf{t}_{\mathrm{osc}}$		
UD pin minimum transition width	t _{UDH} t _{UDL}	UD	4	—	—	t _{cyc} t _{subcyc}		Figure 14.6

Notes: *1 Selected with SA1 and SA0 of system control register 2 (SYSCR2).

- *2 The figure in parentheses applies when an external clock is used.
- *3 After powering on, hold V_{CC} at 2.2 V to 5.5 V until the chip's oscillation settling time has elapsed.

Table 14.4 Serial Interface (SCI3) Timing

 $V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, \text{AV}_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{T}_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \text{T}_a = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}, \text{T}_a = +75^{\circ}\text{C} \text{ (Die)} \text{ (including subactive mode)}$ unless otherwise indicated.

			_	Values	5	_		Reference
ltem		Symbol	Min	Тур	Мах	Unit	Test Conditions	Figure
Input clock	Asynchronous	t _{scyc}	4			$t_{\text{cyc}} \text{ or }$		Figure 14.4
cycle	Synchronous	_	6			t _{subcyc}		
Input clock pulse width		t _{scкw}	0.4		0.6	t _{scyc}		Figure 14.4
Transmit dat	ta delay time	t _{TXD}			1	$t_{cyc} \text{ or }$	V_{CC} = 4.0 V to 5.5 V	Figure 14.5
(synchronou	is)		_		1	t _{subcyc}	Except the above	_
Receive data	a setup time	t _{RXS}	200.0			ns	V_{CC} = 4.0 V to 5.5 V	Figure 14.5
(synchronou	chronous)		400.0				Except the above	Figure 14.5
Receive data hold time		t _{RXH}	200.0	_	_	ns	V_{CC} = 4.0 V to 5.5 V	Figure 14.5
(synchronou	is)		400.0	_	_		Except the above	Figure 14.5

14.2.4 A/D Converter Characteristics

Table 14.5 shows the A/D converter characteristics of the H8/38024.

Table 14.5 A/D Converter Characteristics

 $V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications), $T_a = +75^{\circ}\text{C}$ (Die) unless otherwise indicated.

		Applicable		Va	lues			Reference
ltem	Symbol	••	Min	Тур	Max	Unit	Test Condition	Figure
Analog power supply voltage	AV_{CC}	AV _{CC}	1.8	_	5.5	V		*1
Analog input voltage	AV_{IN}	AN_0 to AN_7	- 0.3	_	AV _{CC} + 0.3	V		
Analog power	Alope	AV _{cc}	_	_	1.5	mA	AV _{CC} = 5.0 V	
supply current	AI _{STOP1}	AV _{CC}	_	600		μA		*2
								Reference value
	AI _{STOP2}	AV _{cc}			5	μA		*3
Analog input capacitance	C _{AIN}	AN_0 to AN_7	—	_	15.0	pF		
Allowable signal source impedance	R _{AIN}		_	_	10.0	kΩ		
Resolution (data length)				_	10	bit		
Nonlinearity error			—	—	±2.5	LSB	AV_{CC} = 2.7 V to 5.5 V V _{CC} = 2.7 V to 5.5 V	
			_	—	±5.5	_	AV_{CC} = 2.0 V to 5.5 V V _{CC} = 2.0 V to 5.5 V	_
					±7.5		Except the above	*4
Quantization error			—	_	±0.5	LSB		

		Applicable		Va	lues			Reference
ltem	Symbol	••	Min	Тур	Max	Unit	Test Condition	Figure
Absolute accuracy			_	_	±3.0	LSB	$AV_{CC} = 2.7 V \text{ to } 5.5 V$ $V_{CC} = 2.7 V \text{ to } 5.5 V$	
			_	—	±6.0		$AV_{CC} = 2.0 V \text{ to } 5.5 V$ $V_{CC} = 2.0 V \text{ to } 5.5 V$	_
			_	—	±8.0		Except the above	*4
Conversion time			12.4	_	124	μs	AV _{CC} = 2.7 V to 5.5 V V _{CC} = 2.7 V to 5.5 V	
			62	_	124		Except the above	_

Notes: *1 Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.

*2 AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

- *3 AI_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.
- *4 Conversion time 62 µs

14.2.5 LCD Characteristics

Table 14.6 shows the LCD characteristics.

Table 14.6 LCD Characteristics

 $V_{CC} = 1.8 \text{ V}$ to 5.5 V, $AV_{CC} = 1.8 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications), $T_a = +75^{\circ}\text{C}$ (Die) (including subactive mode) unless otherwise specified.

		Applicable	Test		Va	lues		Reference
ltem	Symbol	Pins	Conditions	Min	Тур	Max	Unit	Figure
Segment driver drop voltage	V_{DS}	SEG ₁ to SEG ₃₂	$I_D = 2 \ \mu A$ V ₁ = 2.7 V to 5.5 V	—	_	0.6	V	*1
Common driver drop voltage	V _{DC}	COM ₁ to COM ₄	I _D = 2 μA V ₁ = 2.7 V to 5.5 V	—	—	0.3	V	*1
LCD power supply split-resistance	R _{LCD}		Between V_1 and V_{SS}	0.5	3.0	9.0	MΩ	
Liquid crystal display voltage	V _{LCD}	V ₁		2.2	_	5.5	V	*2

Notes: *1 The voltage drop from power supply pins V₁, V₂, V₃, and VSS to each segment pin or common pin.

*2 When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge V_{SS}$.

14.3 H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Absolute Maximum Ratings

Table 14.7 lists the absolute maximum ratings.

Table 14.7	Absolute	Maximum	Ratings
-------------------	----------	---------	---------

Item		Symbol	Value	Unit	Note	
Power supply v	oltage	V _{CC}	–0.3 to +4.3	V	*1	
Analog power s	upply voltage	AV _{CC}	–0.3 to +4.3	V		
Input voltage Ports other than Port B and IRQAEC		V _{in}	–0.3 to V _{CC} +0.3	V		
	Port B	AV _{in}	–0.3 to AV _{CC} +0.3	V	_	
	IRQAEC	HV _{in}	–0.3 to +7.3	V	_	
Port 9 pin voltag	ge	V _{P9}	–0.3 to +7.3	V		
Operating temp	erature	T _{opr}	–20 to +75 ^{*2} (regular specifications)	°C		
			-40 to +85 ^{*2} (wide-range specifications)	°C		
			+75 (products shipped as chips) ^{*3}			
Storage temper	ature	T _{stg}	–55 to +125	°C		

Notes: *1 Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

*2 The operating temperature ranges for flash memory programming/erasing are $T_a = -20^{\circ}$ C to +75°C.


*3 Power may be applied when the temperature is between -20 and +75°C.

14.4 H8/38024 F-ZTAT Version and H8/38024R F-ZTAT Version Electrical Characteristics

14.4.1 Power Supply Voltage and Operating Range


The power supply voltage and operating range are indicated by the shaded region in the figures.

1. Power supply voltage and oscillator frequency range




Note 1: The fosc values are those when an oscillator is used; when an external clock is used the minimum value of fosc is 1 MHz.

2. Power supply voltage and operating frequency range



Note 2: The figure in parentheses is the minimum operating frequency when an external clock is input. When using an oscillator, the minimum operating frequency (φ) is 15.625 kHz.

3. Analog power supply voltage and A/D converter operating range



14.4.2 DC Characteristics

Table 14.8 lists the DC characteristics of the HD64F38024 and HD64F38024R.

Table 14.8DC Characteristics

 V_{CC} = 2.7 V to 3.6 V, AV_{CC} = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

				Valu	es	_		
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input high voltage	V _{IH}	$\label{eq:response} \begin{array}{ c c c c c } \hline RES, \\ \hline WKP_0 \ to \ \overline{WKP}_7, \\ \hline IRQ_0, \ IRQ_1, \\ \hline IRQ_3, \ \overline{IRQ}_4, \\ AEVL, \ AEVH, \\ TMIC, \ TMIF, \\ TMIG, \ \overline{ADTRG}, \\ SCK_{32} \end{array}$	0.9 V _{cc}		V _{CC} + 0.3	V		_
		RXD ₃₂ , UD	$0.8 \ V_{CC}$	—	V_{CC} + 0.3	V		
		OSC1	$0.9 \ V_{CC}$	_	V _{CC} + 0.3	V		
		X ₁	$0.9 \ V_{CC}$	—	V _{CC} + 0.3	V		
		$\begin{array}{l} P1_3, P1_4, \\ P1_6, P1_7, \\ P3_0 \mbox{ to } P3_7, \\ P4_0 \mbox{ to } P4_3, \\ P5_0 \mbox{ to } P5_7, \\ P6_0 \mbox{ to } P6_7, \\ P7_0 \mbox{ to } P7_7, \\ P8_0 \mbox{ to } P8_7, \\ PA_0 \mbox{ to } PA_3 \end{array}$	0.8 V _{cc}	_	V _{cc} + 0.3	V		_
		PB ₀ to PB ₇	$0.8 V_{CC}$	_	AV_{CC} + 0.3	V		
		IRQAEC, P95 ^{*5}	$0.9 V_{CC}$	_	7.3	V		

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input low voltage	ViL	$\label{eq:response} \begin{array}{ c c c c c } \hline \hline RES, \\ \hline WKP_0 & to \ \overline{WKP}_7, \\ \hline IRQ_0, \ IRQ_1, \\ \hline IRQ_3, \ IRQ_4, \\ IRQAEC, \ P9_5 ^{*5}, \\ AEVL, \ AEVH, \\ TMIC, \ TMIF, \\ TMIC, \ TMIF, \\ TMIG, \ \overline{ADTRG}, \\ SCK_{32} \end{array}$	-0.3		0.1 V _{cc}	V		
		RXD ₃₂ , UD	-0.3	_	$0.2 V_{\text{CC}}$	V		
		OSC ₁	-0.3		$0.1 V_{\text{CC}}$	V		
		X ₁	-0.3		$0.1 V_{\text{CC}}$	V		
		$\begin{array}{l} {\sf P1}_3, {\sf P1}_4, \\ {\sf P1}_6, {\sf P1}_7, \\ {\sf P3}_0 \ {\rm to} \ {\sf P3}_7, \\ {\sf P4}_0 \ {\rm to} \ {\sf P4}_3, \\ {\sf P5}_0 \ {\rm to} \ {\sf P5}_7, \\ {\sf P6}_0 \ {\rm to} \ {\sf P6}_7, \\ {\sf P7}_0 \ {\rm to} \ {\sf P7}_7, \\ {\sf P8}_0 \ {\rm to} \ {\sf P8}_7, \\ {\sf PA}_0 \ {\rm to} \ {\sf P4}_3, \\ {\sf PB}_0 \ {\rm to} \ {\sf P8}_7 \end{array}$	-0.3		0.2 V _{CC}	V		
Output high	V _{OH}	P1 ₃ , P1 ₄ ,	$V_{\text{CC}}-1.0$		—	V	—I _{он} = 1.0 mА	
voltage		$\begin{array}{l} {\sf P1}_6, {\sf P1}_7, \\ {\sf P3}_0 \mbox{ to } {\sf P3}_7, \\ {\sf P4}_0 \mbox{ to } {\sf P4}_2, \\ {\sf P5}_0 \mbox{ to } {\sf P5}_7, \\ {\sf P6}_0 \mbox{ to } {\sf P5}_7, \\ {\sf P7}_0 \mbox{ to } {\sf P7}_7, \\ {\sf P8}_0 \mbox{ to } {\sf P8}_7, \\ {\sf PA}_0 \mbox{ to } {\sf PA}_3 \end{array}$	V _{cc} - 0.3		_		–l _{он} = 0.1 mA	_
Output low voltage	V _{oL}	$\begin{array}{l} P1_3, P1_4, \\ P1_6, P1_7, \\ P3_0 \ \text{to} \ P3_7, \\ P4_0 \ \text{to} \ P4_2, \\ P5_0 \ \text{to} \ P5_7, \\ P6_0 \ \text{to} \ P6_7, \\ P7_0 \ \text{to} \ P7_7, \\ P8_0 \ \text{to} \ P8_7, \\ PA_0 \ \text{to} \ PA_3 \end{array}$	_	_	0.5	V	I _{OL} = 0.4 mA	
		$P9_0$ to $P9_2$	_	_	0.5	V	I _{OL} = 25 mA	*1
							I _{OL} = 10 mA	*2
		P9 ₃ to P9 ₅	_	_	0.5	V	I _{OL} = 10 mA	

Rev. 4.00, 05/03, page 421 of 562

			_	Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input/output leakage current	I _{IL}	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	_	_	1.0	μΑ	$V_{IN} = 0.5 V \text{ to}$ $V_{CC} - 0.5 V$	
		PB ₀ to PB ₇	—	_	1.0	μA	$V_{IN} = 0.5 V$ to $AV_{CC} - 0.5 V$	
Pull-up MOS current	−I _p	P1 ₃ , P1 ₄ , P1 ₆ , P1 ₇ , P3 ₀ to P3 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇	30		180	μA	V _{CC} = 3 V, V _{IN} = 0 V	
nput capacitance ^{*6}	C _{IN}	All input pins except power supply and IRQAEC	_	_	15.0	pF	f = 1 MHz, $V_{IN} = 0 \text{ V},$ $T_a = 25^{\circ}\text{C}$	
		IRQAEC	_		30.0	pF	-	
Active mode current dissipation	I _{OPE1}	V _{cc}		1.2	_	mA	Active (high-speed) mode $V_{CC} = 3 V$, $f_{OSC} = 2 MHz$	*3 *4 Max. guideline = 1.1 × typ.
			_	1.8	_	mA	Active (high-speed) mode $V_{CC} = 3 V$, $f_{OSC} = 4 MHz$	* ³ *4 Max. guideline = 1.1 × typ.
			_	4.0	6.0	mA	Active (high-speed) mode $V_{CC} = 3 V$, $f_{OSC} = 10 MHz$	*3 *4

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Active mode	I _{OPE2}	V _{cc}	_	0.7	_	mA	Active (medium- speed) mode	*3 *4
current dissipation							$V_{cc} = 3 V,$ $f_{osc} = 2 MHz$ $\phi_{osc}/128$	Max. guideline = 1.1 × typ.
			_	0.8	_	mA	Active (medium- speed) mode	*3 *4
							$V_{cc} = 3 V,$ $f_{osc} = 4 MHz$ $\phi_{osc}/128$	Max. guideline = 1.1 × typ.
			_	1.2	1.8	mA	Active (medium- speed) mode $V_{\rm CC}$ = 3 V, $f_{\rm OSC}$ = 10 MHz $\phi_{\rm osc}/128$	*3 *4
Sleep mode current	I _{SLEEP}	V _{cc}	_	1.0	_	mA	V _{CC} = 3 V, f _{OSC} = 2 MHz	*3 *4
dissipation								Max. guideline = 1.1 × typ.
			_	1.5	_	mA	V _{cc} = 3 V, f _{osc} = 4 MHz	*3 *4
								Max. guideline = 1.1 × typ.
			_	3.2	4.8	mA	V _{cc} = 3 V, f _{osc} = 10 MHz	*3 *4
Subactive mode current dissipation	I _{SUB}	V _{cc}	_	10	_	μA	V_{CC} = 2.7 V, LCD on 32 kHz crystal oscillator ($\phi_{SUB}=\phi_w/8$)	* ³ *4 Reference value
			_	20	40	μA	V_{CC} = 2.7 V, LCD on 32 kHz crystal oscillator ($\phi_{SUB}=\phi_w/2$)	*3 *4

				Valu	es			
Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Subsleep mode current dissipation	I _{SUBSP}	V _{cc}	_	4.8	16.0	μA	$V_{CC} = 2.7 V,$ LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/2)$	*3 *4
Watch mode current dissipation	Іwatch	V _{cc}	_	2.0	_	μA	V_{CC} = 2.7 V, T_a = 25°C 32 kHz crystal oscillator LCD not used	* ³ *4 Reference value
			_	2.0	6.0	μA	V _{CC} = 2.7 V, 32 kHz crystal oscillator LCD not used	*3 *4
Standby mode	I _{STBY}	V _{cc}	—	0.3	—	μA	$V_{CC} = 3.0 V,$ $T_a = 25^{\circ}C$	*3 *4
current dissipation							32 kHz crystal oscillator not used	Reference value
			_	1.0	5.0	μA	32 kHz crystal oscillator not used	*3 *4
RAM data retaining voltage	V_{RAM}	Vcc	2.0	_	_	V		
Allowable output low	I _{OL}	Output pins except port 9	_	_	0.5	mA		
current (per pin)		P9 ₀ to P9 ₂	_	_	25.0	mA		*1
			_		10.0	_		*2
		$P9_3$ to $P9_5$			10.0	mA		
Allowable output low	$\Sigma \ {\rm I}_{\rm OL}$	Output pins except port 9	_	—	20.0	mA		
current (total)		Port 9	_	—	80.0	mA		
Allowable output high current (per pin)	–I _{он}	All output pins	_	—	0.2	mA		
Allowable output high current (total)	$\Sigma - I_{OH}$	All output pins	_	—	10.0	mA		
Notes: Co	onnect the	e TEST pin to Vs	ş.					

*1 Applied when the PIOFF bit in the port mode register 9 is 0.

*2 Applied when the PIOFF bit in the port mode register 9 is 1.

Rev. 4.00, 05/03, page 424 of 562

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I _{OPE1})	V_{cc}	Operates	V _{cc}	Halted	System clock oscillator: crystal
Active (medium- speed) mode (I _{OPE2})					Subclock oscillator: Pin X ₁ = GND
Sleep mode	V _{cc}	Only on-chip timers operate	V_{cc}	Halted	_
Subactive mode	V_{CC}	Operates	V _{cc}	Halted	System clock oscillator:
Subsleep mode	V_{cc}	Only on-chip timers	V_{CC}	Halted	crystal
		operate, CPU stops			Subclock oscillator:
Watch mode	Vcc	Only time base operates, CPU stops	Vcc	Halted	[–] crystal
Standby mode	V _{cc}	CPU and timers both stop	Vcc	Halted	System clock oscillator: crystal
					Subclock oscillator: Pin X ₁ = GND

*3 Pin states during current measurement.

*4 Excludes current in pull-up MOS transistors and output buffers.

*5 Used for the judgment of user mode or boot mode when the reset is released.

*6 Except for the package for the TLP-85V (under development).

14.4.3 AC Characteristics

Table 14.9 lists the control signal timing, and tables 14.10 lists the serial interface timing of the H8/38024F.

Table 14.9 Control Signal Timing

 V_{CC} = 2.7 V to 3.6 V, AV_{CC} = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

		Applicable Pins	Values					Reference
ltem	Symbol		Min	Тур	Мах	Unit	Test Condition	Figure
System clock oscillation frequency	f _{osc}	OSC ₁ , OSC ₂	2.0	_	10.0	MHz		
OSC clock (ϕ_{OSC}) cycle time	t _{osc}	OSC ₁ , OSC ₂	100	_	500 (1000)	ns		Figure 14.1 *2
System clock (t _{cyc}		2	_	128	tosc		
cycle time			_	_	128	μs	_	
Subclock oscillation frequency	f _w	X ₁ , X ₂	_	32.768 or 38.4	—	kHz		
Watch clock (ϕ_W) cycle time	tw	X ₁ , X ₂	_	30.5 or 26.0	_	μs		Figure 14.1
Subclock (\u03c6 _{SUB}) cycle time	t _{subcyc}		2	—	8	t _w		*1
Instruction cycle time			2	—	—	t _{cyc} t _{subcyc}		
Oscillation stabilization time	t _{rc}	OSC ₁ , OSC ₂	_	0.8	2.0	ms	Figure 14.9 (crystal oscillator)	Figure 14.9 *3
			_	2.0	6.0	ms	Figure 14.8 (crystal oscillator)	Figure 14.8 *4
			_	20	45	μs	Figure 14.9 (ceramic oscillator)	Figure 14.9 *3
			_	20	45	μs	Figure 14.8 (ceramic oscillator)	Figure 14.8 *4
			_	_	50	ms	Except the above	
		X ₁ , X ₂	_	_	2.0	s		
External clock high	t _{СРН}	OSC ₁	40	_	_	ns		Figure 14.1
width		X ₁	_	15.26 or 13.02		μs		_



		Applicable		Value	s			Reference Figure
Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	
External clock low	t _{CPL}	OSC1	40	_	_	ns		Figure 14.1
width		X ₁	_	15.26 or 13.02	—	μs		
External clock rise	t _{CPr}	OSC1			10	ns		Figure 14.1
time		X ₁		_	55.0	ns		
External clock fall	\mathbf{t}_{CPf}	OSC1		_	10	ns		Figure 14.1
time		X ₁		_	55.0	ns		
Pin $\overline{\text{RES}}$ low width	\mathbf{t}_{REL}	RES	10	_	_	\mathbf{t}_{cyc}		Figure 14.2
Input pin high width	t _{iH}	IRQ ₀ , IRQ ₁ , IRQ ₃ , IRQ ₄ , IRQAEC, WKP ₀ to WKP ₇ , TMIC, TMIF, TMIG, ADTRG	2	_	_	t _{cyc} t _{subcyc}		Figure 14.3
		AEVL, AEVH	0.5	_	—	$\mathbf{t}_{\mathrm{osc}}$		
Input pin low width	t _{iL}	$eq:rescaled_$	2	_	_	t _{cyc} t _{subcyc}		Figure 14.3
		AEVL, AEVH	0.5	_	_	t _{osc}		
UD pin minimum transition width	t _{UDH} t _{UDL}	UD	4	_	_	t _{cyc} t _{subcyc}		Figure 14.6

Notes: *1 Selected with SA1 and SA0 of system control register 2 (SYSCR2).

*2 The figure in parentheses applies when an external clock is used.

*3 Applies to the HD64F38024R.

*4 Applies to the HD64F38024.

Table 14.10 Serial Interface (SCI3) Timing

 V_{CC} = 2.7 V to 3.6 V, AV_{CC} = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

			Values					Reference
Item		Symbol	Min	Тур	Мах	Unit	Test Conditions	Figure
Input clock cycle	Asynchronous	t _{scyc}	4	_	_	$t_{\text{cyc}} \text{ or }$		Figure 14.4
	Synchronous	_	6	_	_	t subcyc		
Input clock pulse width		t _{scкw}	0.4		0.6	t _{scyc}		Figure 14.4
Transmit data delay time (synchronous)		t_{TXD}	_	_	1	t _{cyc} or t _{subcyc}		Figure 14.5
Receive data setup time (synchronous)		t _{RXS}	400.0	_	_	ns		Figure 14.5
Receive data hold time (synchronous)		t _{RXH}	400.0	_	—	ns		Figure 14.5

14.4.4 A/D Converter Characteristics

Table 14.11 shows the A/D converter characteristics of the H8/38024F.

Table 14.11 A/D Converter Characteristics

 V_{CC} = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

		Applicable	Values				Reference	
Item	Symbol	••	Min	Тур	Max	Unit	Test Condition	Figure
Analog power supply voltage	AV_{CC}	AV _{CC}	2.7	_	3.6	V		*1
Analog input voltage	AV_{IN}	AN_0 to AN_7	- 0.3	—	AV _{CC} + 0.3	V		
Analog power	Al _{OPE}	AV _{cc}			1.0	mA	AV _{CC} = 3.0 V	
supply current	AI _{STOP1}	AV _{CC}		600	_	μA		*2
								Reference value
	AI _{STOP2}	AV _{cc}			5	μA		*3
Analog input capacitance	C _{AIN}	AN_0 to AN_7		_	15.0	pF		
Allowable signal source impedance	R _{AIN}		_	_	10.0	kΩ		
Resolution (data length)				_	10	bit		
Nonlinearity error			—	_	±3.5	LSB	AV_{CC} = 2.7 V to 3.6 V	
Quantization error			_	—	±0.5	LSB		
Absolute accuracy			—	±2.0	±4.0	LSB	AV_{CC} = 2.7 V to 3.6 V	
Conversion time			12.4	_	124	μs	AV_{CC} = 2.7 V to 3.6 V	

Notes: *1 Set AV_{CC} = V_{CC} when the A/D converter is not used.

*2 AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

*3 AI_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

14.4.5 LCD Characteristics

Table 14.12 shows the LCD characteristics.

Table 14.12 LCD Characteristics

 V_{CC} = 2.7 V to 3.6 V, AV_{CC} = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

	Applic		Test		Va	Reference		
ltem	Symbol	Pins	Conditions	Min	Тур	Max	Unit	Figure
Segment driver drop voltage	V _{DS}	SEG ₁ to SEG ₃₂	$I_D = 2 \ \mu A$ V ₁ = 2.7 V to 3.6 V	—	_	0.6	V	*1
Common driver drop voltage	V _{DC}	COM ₁ to COM ₄	$I_D = 2 \ \mu A$ V ₁ = 2.7 V to 3.6 V	_	_	0.3	V	*1
LCD power supply	R _{LCD}		Between V_1 and	0.5	3.0	9.0	MΩ	*3
split-resistance			V _{SS}	1.5	3.0	7.0	_	*4
Liquid crystal display voltage	V _{LCD}	V ₁		2.2	—	3.6	V	*2

Notes: *1 The voltage drop from power supply pins V₁, V₂, V₃, and VSS to each segment pin or common pin.

*2 When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge V_{SS}$.

*3 Applies to the HD64F38024.

*4 Applies to the HD64F38024R.

14.4.6 Flash Memory Characteristics [preliminary specifications]

Table 14.13 lists the flash memory characteristics.

Table 14.13 Flash Memory Characteristics

 $AV_{CC} = 2.7 V$ to 3.6 V, $V_{SS} = AV_{SS} = 0.0 V$, $V_{CC} = 2.7 V$ to 3.6 V (operating voltage range in reading), $V_{CC} = 3.0 V$ to 3.6 V (operating voltage range in programming/erasing), $T_a = -20$ to $+75^{\circ}C$ (operating temperature range in programming/erasing)

			Test		Values	6	
ltem		Symbol	Condition	Min	Тур	Max	Unit
Programming	time (per 128 bytes) ^{*1 *2 *4}	t _P			7	200	ms
Erase time (pe	er block) *1 *3 *6	t _E		_	100	1200	ms
	ber of reprogrammings	N_{WEC}		1000 *8 *11	10000 *9	—	Times
				100 *8 *12	10000 *9	—	
Data retention	time	t _{DRP}		10 ^{*10}	_	_	Years
Programming	Wait time after SWE bit setting ^{*1}	х		1		_	μs
	Wait time after PSU bit setting*1	у		50	_	_	μs
	Wait time after P bit setting ^{*1 *4}	z1	$1 \le n \le 6$	28	30	32	μs
		z2	$7 \le n \le 1000$	198	200	202	μs
		z3	Additional- programming	8	10	12	μs
	Wait time after P bit clear*1	α		5	_	_	μs
	Wait time after PSU bit clear*1	β		5	_	—	μs
	Wait time after PV bit setting ^{*1}	γ		4	_	—	μs
	Wait time after dummy write ^{*1}	ε		2	_	_	μs
	Wait time after PV bit clear*1	η		2	_	_	μs
	Wait time after SWE bit clear*1	θ		100	_	_	μs
	Maximum programming count ^{*1 *4}	Ν		_	_	1000	Times
Erase	Wait time after SWE bit setting*1	х		1		_	μs
	Wait time after ESU bit setting ^{*1}	у		100		_	μs
	Wait time after E bit setting ^{*1 *6}	z		10	_	100	ms
	Wait time after E bit clear*1	α		10	_	_	μs
	Wait time after ESU bit clear*1	β		10	_	—	μs
	Wait time after EV bit setting ^{*1}	γ		20	_	_	μs
	Wait time after dummy write*1	ε		2	—	_	μs
	Wait time after EV bit clear*1	η		4	—	—	μs
	Wait time after SWE bit clear*1	θ		100	_	_	μs
	Maximum erase count ^{*1 *6 *7}	Ν		_	_	120	Times

RENESAS

Rev. 4.00, 05/03, page 431 of 562

- Notes: *1 Make the time settings in accordance with the program/erase algorithms.
 - *2 The programming time for 128 bytes. (Indicates the total time for which the P bit in flash memory control register 1 (FLMCR1) is set. The program-verify time is not included.)
 - *3 The time required to erase one block. (Indicates the time for which the E bit in flash memory control register 1 (FLMCR1) is set. The erase-verify time is not included.)
 - *4 Programming time maximum value (t_P(MAX)) = wait time after P bit setting (z) \times maximum number of writes (N)
 - *5 Set the maximum number of writes (N) according to the actual set values of z1, z2, and z3, so that it does not exceed the programming time maximum value (t_P(MAX)). The wait time after P bit setting (z1, z2) should be changed as follows according to the value of the number of writes (n).

Number of writes (n)

 $1 \le n \le 6$ $z1 = 30 \ \mu s$

 $7 \le n \le 1000$ z2 = 200 μ s

- *6 Erase time maximum value ($t_E(max)$) = wait time after E bit setting (z) × maximum number of erases (N)
- *7 Set the maximum number of erases (N) according to the actual set value of (z), so that it does not exceed the erase time maximum value ($t_E(max)$).
- *8 The minimum number of times all characteristics are guaranteed following reprogramming. (The guarantee covers the range from 1 to the minimum value.)
- *9 Reference value at 25°C. (Guideline showing number of reprogrammings over which functioning will be retained under normal circumstances.)
- *10 Data retention characteristics within the range indicated in the specifications, including the minimum value for reprogrammings.
- *11 Applies to an operating voltage range when reading data of 3.0 to 3.6 V.
- *12 Applies to an operating voltage range when reading data of 2.7 to 3.6 V.

14.5 H8/38024S Group Mask ROM Version Absolute Maximum Ratings

Table 14.14 lists the absolute maximum ratings.

Item		Symbol	Value	Unit	Note
Power supply v	oltage	V _{CC}	–0.3 to +4.3	V	*1
Analog power s	upply voltage	AV_{CC}	–0.3 to +4.3	V	
Input voltage	Ports other than Port B	Vin	–0.3 to V _{CC} +0.3	V	
	Port B	AV_{in}	–0.3 to AV _{CC} +0.3	V	
Port 9 pin voltag	ge	V _{P9}	–0.3 to V _{CC} +0.3	V	
Operating temp	erature	T _{opr}	–20 to +75 (regular specifications)	°C	
			–40 to +85 (wide-range specifications)	°C	
			+75 (products shipped as chips) ^{*2}		
Storage temper	ature	T _{stg}	–55 to +125	°C	

Table 14.14 Absolute Maximum Ratings

Notes: *1 Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.


*2 Power may be applied when the temperature is between -20 and $+75^{\circ}$ C.

14.6 H8/38024S Group Mask ROM Version Electrical Characteristics

14.6.1 Power Supply Voltage and Operating Range


The power supply voltage and operating range are indicated by the shaded region in the figures.

1. Power supply voltage and oscillator frequency range



Note 1: The fosc values are those when an oscillator is used; when an external clock is used the minimum value of fosc is 1 MHz.

2. Power supply voltage and operating frequency range




3. Analog power supply voltage and A/D converter operating range

Vcc (V)

Active (medium-speed) mode
Sleep (medium-speed) mode (except A/D converter)

(\$) is 15.625 kHz.

Note 2: The figure in parentheses is the minimum operating frequency when an external clock is input. When using an oscillator, the minimum operating frequency



14.6.2 DC Characteristics

Table 14.15 lists the DC characteristics of the H8/38024S.

Table 14.15 DC Characteristics

 V_{CC} = 1.8 V to 3.6 V, AV_{CC} = 1.8 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

				Valu	es	_		
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input high voltage	V _{IH}	$\label{eq:response} \begin{array}{ c c c c c } \hline RES, \\ \hline WKP_0 \ to \ \overline{WKP}_7, \\ \hline IRQ_0, \ IRQ_1, \\ \hline IRQ_3, \ \overline{IRQ}_4, \\ AEVL, \ AEVH, \\ TMIC, \ TMIF, \\ TMIG, \ \overline{ADTRG}, \\ SCK_{32} \end{array}$	0.9 V _{cc}	_	V _{cc} + 0.3	V		_
		RXD ₃₂ , UD	$0.8 \ V_{CC}$	—	V _{CC} + 0.3	V		
		OSC1	$0.9 \ V_{\text{CC}}$	_	V _{CC} + 0.3	V		
		X ₁	$0.9 \ V_{CC}$	—	V _{CC} + 0.3	V		
		$\begin{array}{c} P1_3, P1_4, \\ P1_6, P1_7, \\ P3_0 \mbox{ to } P3_7, \\ P4_0 \mbox{ to } P4_3, \\ P5_0 \mbox{ to } P5_7, \\ P6_0 \mbox{ to } P6_7, \\ P7_0 \mbox{ to } P7_7, \\ P8_0 \mbox{ to } P8_7, \\ PA_0 \mbox{ to } PA_3 \end{array}$	0.8 V _{cc}	_	V _{cc} + 0.3	V		_
		PB ₀ to PB ₇	$0.8 \ V_{CC}$	_	AV_{CC} + 0.3	V		
		IRQAEC	$0.9 V_{CC}$	_	V _{CC} + 0.3	V		

. . .

Values					es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input low voltage	VIL	RES, WKP ₀ to WKP ₇ , IRQ ₀ , IRQ ₁ , IRQ ₃ , IRQ ₄ , IRQAEC, AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK ₃₂	-0.3	_	0.1 V _{cc}	V		
		RXD ₃₂ , UD	-0.3	_	$0.2 V_{CC}$	V		-
		OSC ₁	-0.3	_	$0.1 V_{\text{CC}}$	V		-
		X ₁	-0.3	—	$0.1 V_{cc}$	V		-
		$\begin{array}{l} P1_3, P1_4, \\ P1_6, P1_7, \\ P3_0 \ to \ P3_7, \\ P4_0 \ to \ P4_3, \\ P5_0 \ to \ P5_7, \\ P6_0 \ to \ P6_7, \\ P7_0 \ to \ P7_7, \\ P8_0 \ to \ P8_7, \\ PA_0 \ to \ PA_3, \\ PB_0 \ to \ PB_7 \end{array}$	-0.3	_	0.2 V _{CC}	V		
Output high voltage	V _{OH}	P1 ₃ , P1 ₄ , P1 ₆ , P1 ₇ ,	V _{CC} - 1.0	_	—	V	–I _{OH} = 1.0 mA V _{CC} = 2.7 V to 3.6 V	
		$\begin{array}{l} P3_0 \text{ to } P3_7, \\ P4_0 \text{ to } P4_2, \\ P5_0 \text{ to } P5_7, \\ P6_0 \text{ to } P6_7, \\ P7_0 \text{ to } P7_7, \\ P8_0 \text{ to } P8_7, \\ PA_0 \text{ to } PA_3 \end{array}$	V _{cc} - 0.3	_	_		–I _{OH} = 0.1 mA	-
Output low voltage	V _{oL}	$\begin{array}{c} {\sf P1}_3,{\sf P1}_4,\\ {\sf P1}_6,{\sf P1}_7,\\ {\sf P3}_0 \mbox{ to } {\sf P3}_7,\\ {\sf P4}_0 \mbox{ to } {\sf P4}_2,\\ {\sf P5}_0 \mbox{ to } {\sf P5}_7,\\ {\sf P6}_0 \mbox{ to } {\sf P5}_7,\\ {\sf P7}_0 \mbox{ to } {\sf P6}_7,\\ {\sf P8}_0 \mbox{ to } {\sf P8}_7,\\ {\sf PA}_0 \mbox{ to } {\sf PA}_3 \end{array}$	_	—	0.5	V	I _{OL} = 0.4 mA	
		P9 ₀ to P9 ₅	_	_	0.5	V	I _{OL} = 10 mA V _{CC} = 2.2 V to 3.6 V	
				_	0.5	V	I _{OL} = 8 mA V _{CC} = 1.8 V to 3.6 V	

Rev. 4.00, 05/03, page 437 of 562

			Values					
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input/output leakage current	I _{IL}	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		_	1.0	μΑ	$V_{IN} = 0.5 V \text{ to}$ $V_{CC} - 0.5 V$	
		PB_0 to PB_7	_	—	1.0	μA	$V_{IN} = 0.5 V$ to $AV_{CC} - 0.5 V$	
Pull-up MOS current	-I _p	$\begin{array}{l} P1_{3}, P1_{4}, \\ P1_{6}, P1_{7}, \\ P3_{0} \mbox{ to } P3_{7}, \\ P5_{0} \mbox{ to } P5_{7}, \\ P6_{0} \mbox{ to } P6_{7} \end{array}$	30	_	180	μA	V _{CC} = 3 V, V _{IN} = 0 V	
Input capacitance	C _{IN}	All input pins except power supply and IRQAEC	—	_	15.0	pF	f = 1 MHz, $V_{IN} = 0 \text{ V},$ $T_a = 25^{\circ}\text{C}$	
		IRQAEC		—	30.0	pF		
Active mode current dissipation	I _{OPE1}	V _{cc}	_	0.2	_	mA	Active (high-speed) mode $V_{CC} = 1.8 V$, $f_{OSC} = 1 MHz$	*1 *2 Max. guideline = 1.1 × typ.
			_	0.6	_	mA	Active (high-speed) mode $V_{cc} = 3 V$, $f_{OSC} = 2 MHz$	*1 *2 Max. guideline = 1.1 × typ.
			_	1.2	_	mA	Active (high-speed) mode $V_{cc} = 3 V$, $f_{OSC} = 4 MHz$	*1 *2 Max. guideline = 1.1 × typ.

				Valu	es			
Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Active mode current dissipation	I _{OPE1}	V _{cc}	_	3.1	6.0	mA	Active (high-speed) mode V_{cc} = 3 V, f_{osc} = 10 MHz	*1 *2
	I _{OPE2}	V _{cc}	_	0.03	_	mA	Active (medium- speed) mode V_{CC} = 1.8 V, f_{OSC} = 1 MHz ϕ_{osc} /128	*1 *2 Max. guideline = 1.1 × typ.
			—	0.1	—	mA	Active (medium- speed) mode $V_{CC} = 3 V$, $f_{OSC} = 2 MHz$ $\phi_{osc}/128$	*1 *2 Max. guideline = 1.1 × typ.
			_	0.2	_	mA	Active (medium- speed) mode $V_{CC} = 3 V$, $f_{OSC} = 4 MHz$ $\phi_{osc}/128$	*1 *2 Max. guideline = 1.1 × typ.
				0.6	1.8	mA	Active (medium- speed) mode $V_{CC} = 3 V$, $f_{OSC} = 10 MHz$ $\phi_{osc}/128$	*1 *2
Sleep mode current dissipation	I _{SLEEP}	V _{cc}	—	0.08	_	mA	V _{cc} = 1.8 V, f _{osc} = 1 MHz	*1 *2 Max. guideline = 1.1 × typ.
			_	0.3	_	mA	V _{cc} = 3 V, f _{osc} = 2 MHz	*1 *2 Max. guideline = 1.1 × typ.

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Sleep mode current dissipation	I _{SLEEP}	V _{cc}	_	0.5	_	mA	V _{CC} = 3 V, f _{OSC} = 4 MHz	*1 *2 Max. guideline = 1.1 ×
								typ.
			_	1.3	4.8	mA	V _{cc} = 3 V, f _{osc} = 10 MHz	*1 *2
Subactive mode current	I _{SUB}	Vcc	_	6.2	_	μA	V _{CC} = 1.8 V, LCD on 32 kHz crystal oscillator	*1 *2 Reference
dissipation							$(\phi_{SUB}=\phi_w/2)$	value
			_	4.4	_	μA	V _{CC} = 2.7 V, LCD on 32 kHz	*1 *2
							crystal oscillator (ф _{SUB} =ф _w /8)	Reference value
			_	10	40	μA	V_{CC} = 2.7 V, LCD on 32 kHz crystal oscillator ($\phi_{SUB}=\phi_w/2$)	*1 *2
Subsleep mode current dissipation	I _{SUBSP}	V _{cc}	_	4.6	16.0	μA	V_{CC} = 2.7 V, LCD on 32 kHz crystal oscillator ($\phi_{SUB}=\phi_w/2$)	*1 *2
Watch mode current dissipation	Iwatch	V _{cc}	_	1.2	_	μA	V_{CC} = 1.8 V, T_a = 25°C 32 kHz crystal oscillator LCD not used	*1 *2 Reference value
			_	2.0	_	μA	V_{CC} = 2.7 V, T_a = 25°C 32 kHz crystal oscillator LCD not used	*1 *2 Reference value
			_	2.0	6.0	μA	V _{cc} = 2.7 V, 32 kHz crystal oscillator LCD not used	*1 *2

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Standby mode	I _{STBY}	V _{cc}	_	0.1	_	μA	V _{CC} = 1.8 V, T _a = 25°C	*1 *2
current dissipation							32 kHz crystal oscillator not used	Reference value
			_	0.3	—	μA	$V_{CC} = 3.0 V,$ $T_a = 25^{\circ}C$	*1 *2
							32 kHz crystal oscillator not used	Reference value
			_	1.0	5.0	μA	32 kHz crystal oscillator not used	*1 *2
RAM data retaining voltage	V _{RAM}	V _{cc}	1.5	—		V		
Allowable output low	I _{OL}	Output pins except port 9		—	0.5	mA		
current (per pin)		P9 ₀ to P9 ₅	_	_	10.0	mA	-	
Allowable output low	$\Sigma \ {\rm I}_{\rm OL}$	Output pins except port 9	_	_	20.0	mA		
current (total)		Port 9	_	_	80.0	mA		
Allowable output high current (per pin)	—I _{OH}	All output pins	—	_	0.2	mA		
Allowable output high current (total)	$\Sigma - I_{OH}$	All output pins	_	_	10.0	mA		

Notes: Connect the TEST pin to V_{SS} .

*1 Pin states during current measurement.

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I _{OPE1})	Vcc	Operates	V _{cc}	Halted	System clock oscillator: crystal
Active (medium- speed) mode (I _{OPE2})	_				Subclock oscillator: Pin X ₁ = GND
Sleep mode	Vcc	Only on-chip timers operate	V _{cc}	Halted	_
Subactive mode	V_{CC}	Operates	Vcc	Halted	System clock oscillator:
Subsleep mode	Vcc	Only on-chip timers operate, CPU stops	V _{cc}	Halted	crystal Subclock oscillator:
Watch mode	Vcc	Only time base operates, CPU stops	V _{cc}	Halted	crystal
Standby mode	V _{cc}	CPU and timers both stop	V _{cc}	Halted	System clock oscillator: crystal Subclock oscillator: Pin X ₁ = GND

*2 Excludes current in pull-up MOS transistors and output buffers.

*3 Except for the package for the TLP-85V (under development).

14.6.3 AC Characteristics

Table 14.16 lists the control signal timing, and tables 14.10 lists the serial interface timing of the H8/38024S.

Table 14.16 Control Signal Timing

 V_{CC} = 1.8 V to 3.6 V, AV_{CC} = 1.8 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

		Applicable		Values	6			Reference
Item	Symbol	••	Min	Тур	Мах	Unit	Test Condition	Figure
System clock oscillation frequency	f _{osc}	OSC ₁ , OSC ₂	2.0	_	10.0	MHz	V _{CC} = 2.7 V to 3.6 V	_
			2.0	_	4.0	MHz	V_{CC} = 1.8 V to 3.6 V	-
OSC clock (ϕ_{OSC}) cycle time	t _{osc}	OSC ₁ , OSC ₂	100	—	500 (1000)	ns	V_{CC} = 2.7 V to 3.6 V	Figure 14.1 *2
			250	_	500 (1000)	ns	V_{CC} = 1.8 V to 3.6 V	
System clock (t _{cyc}		2	—	128	tosc		
cycle time			_	—	128	μs	_	
Subclock oscillation frequency	fw	X ₁ , X ₂	—	32.768 or 38.4	_	kHz		
Watch clock (ϕ_W) cycle time	t _w	X ₁ , X ₂	_	30.5 or 26.0	—	μs		Figure 14.1
Subclock (ϕ_{SUB}) cycle time	t _{subcyc}		2	—	8	tw		*1
Instruction cycle time			2	—	—	t _{cyc} t _{subcyc}		
Oscillation stabilization time	t _{rc}	OSC ₁ , OSC ₂	_	20	45	μs	Ceramic oscillator V_{CC} = 2.2 V to 3.6 V	Figure 14.9
			_	80	_	μs	Ceramic oscillator Except the above	-
			_	0.8	2	ms	Crystal oscillator V_{CC} = 2.7 V to 3.6 V	-
			_	1.2	3	ms	Crystal oscillator V_{CC} = 2.2 V to 3.6 V	-
			_	_	50	ms	Except the above	-
		X ₁ , X ₂	—	_	2	S	$V_{\rm CC}$ = 2.2 V to 3.6 V	
			_	4		S	Except the above	-

		Applicable		Value	s			Reference
Item	Symbol		Min	Тур	Мах	Unit	Test Condition	Figure
External clock high	t _{CPH}	OSC1	40	_		ns	$V_{\rm CC}$ = 2.7 V to 3.6 V	Figure 14.1
width			100	_	_	ns	V_{CC} = 1.8 V to 3.6 V	-
		X ₁	_	15.26	_	μs		-
				or 13.02				
External clock low	t _{CPL}	OSC1	40	13.02		ns	V _{CC} = 2.7 V to 3.6 V	Figuro 14 1
width	ICPL	0301	100		_		$V_{CC} = 2.7 \text{ v} \text{ to } 3.6 \text{ v}$ $V_{CC} = 1.8 \text{ V} \text{ to } 3.6 \text{ V}$	-
			100		_	ns	$V_{\rm CC} = 1.6 \ V \ 10 \ 3.6 \ V$	-
		X ₁	_	15.26 or		μs		
				13.02				
External clock rise	t _{CPr}	OSC1	_	_	10	ns	V_{CC} = 2.7 V to 3.6 V	Figure 14.1
time			_	_	25	ns	$V_{\rm CC}$ = 1.8 V to 3.6 V	-
		X ₁	—	_	55.0	ns		-
External clock fall	t _{CPf}	OSC1	—	_	10	ns	V_{CC} = 2.7 V to 3.6 V	Figure 14.1
time			_		25	ns	$V_{\rm CC}$ = 1.8 V to 3.6 V	-
		X ₁	_		55.0	ns		-
Pin $\overline{\text{RES}}$ low width	t _{REL}	RES	10	_	_	$t_{\rm cyc}$		Figure 14.2
Input pin high width	t _{iH}	$\overline{IRQ}_0, \overline{IRQ}_1, \overline{IRQ}_1$	2	—	_	t _{cyc}		Figure 14.3
		IRQ ₃ , IRQ ₄ , IRQAEC,				t _{subcyc}		
		\overline{WKP}_0 to						
		WKP7,						
		TMIC, TMIF, TMIG, ADTRG						
		AEVL, AEVH	0.5	_	_	t _{osc}		-
Input pin low width	t _{IL}	$\overline{IRQ}_0, \overline{IRQ}_1,$	2	_	_	t _{cyc}		Figure 14.3
		IRQ ₃ , IRQ ₄ ,				$\mathbf{t}_{\text{subcyc}}$		
		IRQAEC, WKP₀ to						
		\overline{WKP}_{7} ,						
		TMIC, TMIF,						
		TMIG, ADTRG						_
		AEVL, AEVH	0.5	_	_	t_{osc}		
UD pin minimum	t _{UDH}	UD	4	_	—	t_{cyc}		Figure 14.6
transition width	t _{UDL}					t _{subcyc}		

Notes: *1 Selected with SA1 and SA0 of system control register 2 (SYSCR2).

*2 The figure in parentheses applies when an external clock is used.

Table 14.17 Serial Interface (SCI3) Timing

 V_{CC} = 1.8 V to 3.6 V, AV_{CC} = 1.8 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

				Values	6			Reference
Item		Symbol	Min	Тур	Мах	Unit	Test Conditions	Figure
Input clock	Asynchronous	t _{scyc}	4	_	_	$t_{\text{cyc}} \text{ or }$		Figure 14.4
cycle	Synchronous		6	_	_	t subcyc		
Input clock p	oulse width	t _{scкw}	0.4	_	0.6	t _{scyc}		Figure 14.4
Transmit dat (synchronou	•	t_{TXD}	_	_	1	t _{cyc} or t _{subcyc}		Figure 14.5
Receive data (synchronou	•	t _{RXS}	400.0	_	_	ns		Figure 14.5
Receive data (synchronou		t _{RXH}	400.0	-	_	ns		Figure 14.5

14.6.4 A/D Converter Characteristics

Table 14.18 shows the A/D converter characteristics of the H8/38024S.

Table 14.18 A/D Converter Characteristics

 V_{CC} = 1.8 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

		Applicable		Va	lues			Reference
Item	Symbol	Pins	Min	Тур	Мах	Unit	Test Condition	Figure
Analog power supply voltage	AV_{CC}	AV_{CC}	1.8	—	3.6	V		*1
Analog input voltage	AV_{IN}	AN_0 to AN_7	- 0.3	—	AV _{CC} + 0.3	V		
Analog power	Alope	AV _{CC}	—	—	1.0	mA	AV_{CC} = 3.0 V	
supply current	AI _{STOP1}	AV _{CC}	_	600	_	μA		*2 Reference value
	AI _{STOP2}	AV _{CC}	—	—	5	μA		*3
Analog input capacitance	C _{AIN}	AN_0 to AN_7	—	—	15.0	рF		
Allowable signal source impedance	R _{AIN}		_	_	10.0	kΩ		
Resolution (data length)			_	—	10	bit		
Nonlinearity error			—	—	±3.5	LSB	AV_{CC} = 2.7 V to 3.6 V V _{CC} = 2.7 V to 3.6 V	
			—	—	±5.5	LSB	AV_{CC} = 2.0 V to 3.6 V V _{CC} = 2.0 V to 3.6 V	
			_		±7.5	LSB	Other than above	*4
Quantization error			—	—	±0.5	LSB		
Absolute accuracy			_	—	±4.0	LSB	AV_{CC} = 2.7 V to 3.6 V V _{CC} = 2.7 V to 3.6 V	
			_	_	±6.0	LSB	AV_{CC} = 2.0 V to 3.6 V V _{CC} = 2.0 V to 3.6 V	
			_	_	±8.0	LSB	Other than above	*4
Conversion time			12.4	—	124	μs	$AV_{CC} = 2.7 V \text{ to } 3.6 V$ $V_{CC} = 2.7 V \text{ to } 3.6 V$	
			62	—	124	μs	Other than above	

Notes: *1 Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.

*2 AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

*3 AI_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

*4 Conversion time: 62 μs.

14.6.5 LCD Characteristics

Table 14.19 shows the LCD characteristics.

Table 14.19 LCD Characteristics

 V_{CC} = 1.8 V to 3.6 V, AV_{CC} = 1.8 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

		Applicable	Test		Va	lues		Reference
ltem	Symbol	Pins	Conditions	Min	Тур	Max	Unit	Figure
Segment driver drop voltage	V _{DS}	SEG ₁ to SEG ₃₂	$I_D = 2 \ \mu A$ V ₁ = 2.7 V to 3.6 V	_	_	0.6	V	*1
Common driver drop voltage	V _{DC}	COM ₁ to COM ₄	I _D = 2 μA V ₁ = 2.7 V to 3.6 V	—	—	0.3	V	*1
LCD power supply split-resistance	R _{LCD}		Between V_1 and V_{SS}	1.5	3.0	7.0	MΩ	
Liquid crystal display voltage	V _{LCD}	V ₁		2.2	_	3.6	V	*2

Notes: *1 The voltage drop from power supply pins V₁, V₂, V₃, and VSS to each segment pin or common pin.

*2 When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge V_{SS}$.

Renesas

14.7 **Operation Timing**

Figures 14.1 to 14.6 show timing diagrams.




Figure 14.1 Clock Input Timing




Figure 14.2 **RES** Low Width




Figure 14.3 Input Timing




Figure 14.4 SCK3 Input Clock Timing




Figure 14.5 SCI3 Synchronous Mode Input/Output Timing

Rev. 4.00, 05/03, page 449 of 562




Figure 14.6 UD Pin Minimum Transition Width Timing

14.8 Output Load Circuit




Figure 14.7 Output Load Condition

14.9 Resonator Equivalent Circuit




Figure 14.8 Resonator Equivalent Circuit (1)




Figure 14.9 Resonator Equivalent Circuit (2)

14.10 Usage Note

The ZTAT, F-ZTAT, and mask ROM versions satisfy the electrical characteristics shown in this manual, but actual electrical characteristic values, operating margins, noise margins, and other properties may vary due to differences in manufacturing process, on-chip ROM, layout patterns, and so on.

When system evaluation testing is carried out using the ZTAT or F-ZTAT version, the same evaluation testing should also be conducted for the mask ROM version when changing over to that version.

Appendix A CPU Instruction Set

A.1 Instructions

Operation Notation

Rd8/16	General register (destination) (8 or 16 bits)
Rs8/16	General register (source) (8 or 16 bits)
Rn8/16	General register (8 or 16 bits)
CCR	Condition code register
Ν	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#xx: 3/8/16	Immediate data (3, 8, or 16 bits)
d: 8/16	Displacement (8 or 16 bits)
@aa: 8/16	Absolute address (8 or 16 bits)
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	Logical AND
V	Logical OR
\oplus	Exclusive logical OR
\rightarrow	Move
_	Logical complement

Condition Code Notation

Symbol

•	Modified according to the instruction result
*	Not fixed (value not guaranteed)
0	Always cleared to 0
_	Not affected by the instruction execution result

Table A.1Instruction Set

			In				sing Ler	-		s)								
	Operand Size		x: 8/16		Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	QQaa	Implied	с	ond	ditio	on (Coc	le	. of States
Mnemonic	ð	Operation	:xx#	Rn	@Rn	<u>@</u>	0	ö	ø	ø	Ē	I	н	Ν	z	v	С	No.
MOV.B #xx:8, Rd	В	#xx:8 → Rd8	2											\$	\$	0		2
MOV.B Rs, Rd	в	$\text{Rs8} \rightarrow \text{Rd8}$		2										\$	\$	0		2
MOV.B @Rs, Rd	в	$@Rs16 \to Rd8$			2									\updownarrow	\$	0		4
MOV.B @(d:16, Rs), Rd	в	@(d:16, Rs16)→ Rd8				4						—		\$	\$	0		6
MOV.B @Rs+, Rd	в	@Rs16 → Rd8 Rs16+1 → Rs16					2							\$	\$	0		6
MOV.B @aa:8, Rd	В	@aa:8 → Rd8						2						\$	\$	0		4
MOV.B @aa:16, Rd	в	@aa:16 → Rd8						4				_	_	\$	\$	0	_	6
MOV.B Rs, @Rd	В	$Rs8 \rightarrow @Rd16$			2									\$	\$	0		4
MOV.B Rs, @(d:16, Rd)	в	$Rs8 \rightarrow @(d:16, Rd16)$				4								\$	\$	0		6
MOV.B Rs, @-Rd	В	Rd16–1 → Rd16 Rs8 → @Rd16					2							\$	\$	0	—	6
MOV.B Rs, @aa:8	в	Rs8 → @aa:8						2				_		\$	\$	0		4
MOV.B Rs, @aa:16	В	Rs8 → @aa:16						4						\$	\$	0		6
MOV.W #xx:16, Rd	W	#xx:16 → Rd	4											\$	\$	0		4
MOV.W Rs, Rd	W	$Rs16 \rightarrow Rd16$		2								—	—	\$	\$	0	—	2
MOV.W @Rs, Rd	w	@Rs16 → Rd16			2							_	_	\$	\$	0	—	4
MOV.W @(d:16, Rs), Rd	W	$@(d:16, Rs16) \rightarrow Rd16$				4						_		\$	\$	0	—	6
MOV.W @Rs+, Rd	w	@Rs16 → Rd16 Rs16+2 → Rs16					2							\$	\$	0		6
MOV.W @aa:16, Rd	W	@aa:16 \rightarrow Rd16						4						\$	\$	0		6
MOV.W Rs, @Rd	W	$Rs16 \rightarrow @Rd16$			2							_		\$	\$	0	_	4
MOV.W Rs, @(d:16, Rd)	w	$Rs16 \rightarrow @(d:16, Rd16)$				4						_	_	\$	\$	0	_	6
MOV.W Rs, @-Rd	w	Rd16–2 → Rd16 Rs16 → @Rd16					2							\$	\$	0		6
MOV.W Rs, @aa:16	W	Rs16 → @aa:16						4				_	_	\$	\$	0		6
POP Rd	W	$\begin{array}{l} @SP \to Rd16 \\ SP+2 \to SP \end{array}$					2							\$	\$	0		6
PUSH Rs	w	$\begin{array}{l} SP-2 \rightarrow SP \\ Rs16 \rightarrow @SP \end{array}$					2							\$	\$	0		6

			In				sing Ler			s)								
	Operand Size		c: 8/16		ßn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	С	onc	ditio	on (Coc	le	. of States
Mnemonic	g	Operation	:xx#	R	@Rn	0	9	ö	0	ø	Ξ	I	н	Ν	z	v	С	°. N
ADD.B #xx:8, Rd	В	$Rd8+\#xx:8 \rightarrow Rd8$	2									—	\$	\$	\$	\updownarrow	\Rightarrow	2
ADD.B Rs, Rd	В	$Rd8\text{+}Rs8\toRd8$		2									\$	\$	\$	\$	\Leftrightarrow	2
ADD.W Rs, Rd	W	$Rd16\text{+}Rs16 \rightarrow Rd16$		2									(1)	\$	\$	\$	\Leftrightarrow	2
ADDX.B #xx:8, Rd	В	$Rd8\text{+}\#xx:8\ \text{+}C \to Rd8$	2										\$	\$	(2)	\$	\Leftrightarrow	2
ADDX.B Rs, Rd	В	$Rd8\text{+}Rs8\text{+}C\rightarrowRd8$		2								—	\$	\$	(2)	\$	\Leftrightarrow	2
ADDS.W #1, Rd	W	$Rd16+1 \rightarrow Rd16$		2									_		_			2
ADDS.W #2, Rd	w	$Rd16+2 \rightarrow Rd16$		2									—					2
INC.B Rd	В	$Rd8+1 \rightarrow Rd8$		2										\$	\$	\$		2
DAA.B Rd	в	Rd8 decimal adjust \rightarrow Rd8		2									*	\$	\$	*	(3)	2
SUB.B Rs, Rd	в	$Rd8-Rs8 \rightarrow Rd8$		2									\$	\$	\$	\$	\updownarrow	2
SUB.W Rs, Rd	w	$Rd16-Rs16 \rightarrow Rd16$		2									(1)	\$	\$	\$	\$	2
SUBX.B #xx:8, Rd	в	$Rd8$ –#xx:8 – $C \rightarrow Rd8$	2										\$	\$	(2)	\$	\Rightarrow	2
SUBX.B Rs, Rd	В	$Rd8\text{-}Rs8\text{-}C\toRd8$		2								—	\$	\$	(2)	\$	\updownarrow	2
SUBS.W #1, Rd	W	$Rd16-1 \rightarrow Rd16$		2									_					2
SUBS.W #2, Rd	w	$Rd16-2 \rightarrow Rd16$		2									—					2
DEC.B Rd	В	$Rd8-1 \rightarrow Rd8$		2									_	\$	\$	\$		2
DAS.B Rd	В	Rd8 decimal adjust \rightarrow Rd8		2									*	\$	\$	*		2
NEG.B Rd	в	$0-Rd \rightarrow Rd$		2									\$	\$	\$	\$	\Leftrightarrow	2
CMP.B #xx:8, Rd	в	Rd8–#xx:8	2										\$	\$	\$	\$	\Rightarrow	2
CMP.B Rs, Rd	в	Rd8–Rs8		2									\$	\$	\$	\$	\Rightarrow	2
CMP.W Rs, Rd	W	Rd16-Rs16		2									(1)	\$	\$	\$	\Leftrightarrow	2

			In				sing Ler				s)							
	Operand Size		#xx: 8/16		Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	mplied	с	on	ditie	on (Coc	le	. of States
Mnemonic	õ	Operation	¥	Rn	@Rn	ø	0	Ö	ø	ø	Ē	I	н	Ν	z	v	С	No
MULXU.B Rs, Rd	В	Rd8 imes Rs8 ightarrow Rd16		2										_	—		—	14
DIVXU.B Rs, Rd	В	Rd16÷Rs8 → Rd16 (RdH: remainder, RdL: quotient)		2								_	_		(6)			14
AND.B #xx:8, Rd	В	$Rd8 \land \#xx:8 \rightarrow Rd8$	2									_	_	\$	\$	0	_	2
AND.B Rs, Rd	В	$Rd8 \land Rs8 \rightarrow Rd8$		2								_	_	\$	\$	0	_	2
OR.B #xx:8, Rd	В	$Rd8 \lor \#xx:8 \rightarrow Rd8$	2									_	_	\$	\$	0	_	2
OR.B Rs, Rd	В	$Rd8 \lor Rs8 \rightarrow Rd8$		2								_	_	\$	\$	0	—	2
XOR.B #xx:8, Rd	В	$Rd8 \oplus \#xx: 8 \rightarrow Rd8$	2									_	_	\$	\$	0	_	2
XOR.B Rs, Rd	в	Rd8⊕Rs8 → Rd8		2								_	_	\$	\$	0		2
NOT.B Rd	в	$\overline{Rd} \to Rd$		2								_	_	\$	\$	0		2
SHAL.B Rd	В			2										\$	\$	\$	\$	2
SHAR.B Rd	В			2									_	\$	\$	0	\$	2
SHLL.B Rd	В			2								_	_	\$	\$	0	\$	2
SHLR.B Rd	В	$0 \rightarrow \boxed{\begin{array}{c} & & \\$		2										0	\$	0	\$	2
ROTXL.B Rd	В	C b7 b0		2										\$	\$	0	\$	2
ROTXR.B Rd	В	b ₇ b ₀ C		2										\$	\$	0	\$	2

			In				sing Ler				s)							
	Operand Size		k: 8/16		Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	mplied	с	on	ditio	on (Coc	le	. of States
Mnemonic	g	Operation	:xx#	ষ	@Rn	0	9	Ö	0	ø	Ξ	I	н	Ν	z	v	С	°.
ROTL.B Rd	В			2									-	\$	\$	0	\$	2
ROTR.B Rd	В	▶		2									_	\$	\$	0	\$	2
BSET #xx:3, Rd	В	(#xx:3 of Rd8) ← 1		2										_	_	_		2
BSET #xx:3, @Rd	В	(#xx:3 of @Rd16) ← 1			4							_	_	_	_	—		8
BSET #xx:3, @aa:8	в	(#xx:3 of @aa:8) ← 1						4				_	_	_	_	—		8
BSET Rn, Rd	В	(Rn8 of Rd8) ← 1		2									_	_	_	_		2
BSET Rn, @Rd	В	(Rn8 of @Rd16) ← 1			4							_	_	_	_	—		8
BSET Rn, @aa:8	В	(Rn8 of @aa:8) ← 1						4				_	_	_	_	—		8
BCLR #xx:3, Rd	В	(#xx:3 of Rd8) ← 0		2									_			—		2
BCLR #xx:3, @Rd	В	(#xx:3 of @Rd16) ← 0			4							_	_	_	_	—	_	8
BCLR #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 0						4				_	_	_	_	—		8
BCLR Rn, Rd	В	(Rn8 of Rd8) ← 0		2								_	_	_	_	—		2
BCLR Rn, @Rd	В	(Rn8 of @Rd16) ← 0			4							_	_	_	_	—		8
BCLR Rn, @aa:8	В	(Rn8 of @aa:8) ← 0						4				_	_	_	_	—		8
BNOT #xx:3, Rd	В	$(\#xx:3 \text{ of } Rd8) \leftarrow \\ (\#xx:3 \text{ of } Rd8)$		2									-			—		2
BNOT #xx:3, @Rd	В	$(\#xx:3 \text{ of } @Rd16) \leftarrow \\ (\#xx:3 \text{ of } @Rd16)$			4								_	_		—		8
BNOT #xx:3, @aa:8	В	$(\#xx:3 \text{ of } @aa:8) \leftarrow \\ (\#xx:3 \text{ of } @aa:8)$						4									_	8
BNOT Rn, Rd	В	(Rn8 of Rd8) ← (Rn8 of Rd8)		2									-			-	—	2
BNOT Rn, @Rd	В	(Rn8 of @Rd16) ← (Rn8 of @Rd16)			4								_			_	_	8
BNOT Rn, @aa:8	В	(Rn8 of @aa:8) ← (Rn8 of @aa:8)						4					_					8

			In			res on		-			s)							
	Operand Size		#xx: 8/16	E	@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	mplied	-	ond		_		-	o. of States
Mnemonic	0	Operation	ŧ	R	0	0	0	0	0	0	2	Ι	н	Ν	z	V	С	No.
BTST #xx:3, Rd	В	$(\#xx:3 \text{ of } \mathbb{R}d8) \to \mathbb{Z}$		2								—	_		\$	_		2
BTST #xx:3, @Rd	В	$(\#xx:3 \text{ of } @Rd16) \rightarrow Z$			4							—	_		\$	_		6
BTST #xx:3, @aa:8	В	$(\overline{\#xx:3 \text{ of } @aa:8}) \rightarrow Z$						4				_	_	_	\$	_		6
BTST Rn, Rd	В	$(\overline{\text{Rn8}} \text{ of } \overline{\text{Rd8}}) \rightarrow \text{Z}$		2								_	_		\$	_		2
BTST Rn, @Rd	В	$(\overline{\text{Rn8} \text{ of } @\text{Rd16}}) \rightarrow \text{Z}$			4							—	_	_	\$	_		6
BTST Rn, @aa:8	В	$(\overline{\text{Rn8} \text{ of } @aa:8}) \rightarrow \text{Z}$						4				_	_	_	\$	_		6
BLD #xx:3, Rd	В	(#xx:3 of Rd8) \rightarrow C		2								—	—		_	_	\$	2
BLD #xx:3, @Rd	В	(#xx:3 of @Rd16) \rightarrow C			4							_	_	_	_	_	\$	6
BLD #xx:3, @aa:8	В	(#xx:3 of @aa:8) \rightarrow C						4				_	_	—	_	_	\$	6
BILD #xx:3, Rd	В	$(\overline{\#xx:3} \text{ of } \overline{\text{Rd8}}) \to C$		2								—	_		—	—	\updownarrow	2
BILD #xx:3, @Rd	В	$(\overline{\#xx:3}\ \overline{of}\ \overline{@Rd16}) \to C$			4												\Rightarrow	6
BILD #xx:3, @aa:8	В	$(\overline{\#xx:3} \text{ of } \overline{@aa:8}) \rightarrow C$						4									\Leftrightarrow	6
BST #xx:3, Rd	В	$C \rightarrow (\#xx:3 \text{ of } Rd8)$		2														2
BST #xx:3, @Rd	В	$C \rightarrow (\#xx:3 \text{ of } @Rd16)$			4										_			8
BST #xx:3, @aa:8	в	$C \rightarrow (\#xx:3 \text{ of } @aa:8)$						4										8
BIST #xx:3, Rd	в	$\overline{C} \rightarrow (\#xx:3 \text{ of } Rd8)$		2								_	_					2
BIST #xx:3, @Rd	в	$\overline{C} \rightarrow$ (#xx:3 of @Rd16)			4							_	_					8
BIST #xx:3, @aa:8	в	$\overline{C} \rightarrow (\#xx:3 \text{ of } @aa:8)$						4				_	_			_		8
BAND #xx:3, Rd	в	C∧(#xx:3 of Rd8) → C		2								_	_		_		\$	2
BAND #xx:3, @Rd	в	C∧(#xx:3 of @Rd16) → C			4							_	_		_		\$	6
BAND #xx:3, @aa:8	в	C∧(#xx:3 of @aa:8) → C						4				_	_			_	\Leftrightarrow	6
BIAND #xx:3, Rd	в	$C \land (\overline{\#xx:3} \ \overline{of} \ \overline{Rd8}) \rightarrow C$		2								_	_			_	\$	2
BIAND #xx:3, @Rd	в	$C \land (\overline{\#xx:3} \ \overline{of} \ \overline{@Rd16}) \rightarrow C$			4							_					\$	6
BIAND #xx:3, @aa:8	в	$C_{\wedge}(\overline{\#xx:3} \text{ of } \overline{@aa:8}) \rightarrow C$						4									\$	6
BOR #xx:3, Rd	в	C∨(#xx:3 of Rd8) → C		2								_					\$	2
BOR #xx:3, @Rd	в	C∨(#xx:3 of @Rd16) \rightarrow C			4							_					\$	6
BOR #xx:3, @aa:8	в	C∨(#xx:3 of @aa:8) → C						4				_			_		\$	6
BIOR #xx:3, Rd	в	$C_{\vee}(\overline{\#xx:3} \text{ of } \overline{\text{Rd8}}) \rightarrow C$		2								_	_		_		\$	2
BIOR #xx:3, @Rd	в	$C_{\vee}(\overline{\#xx:3} \text{ of } \overline{@Rd16}) \rightarrow C$			4										_	_	\$	6

				In				sing Ler				s)							
	Operand Size		Branching	c: 8/16		kn	@(d:16, Rn)	@-Rn/@Rn+	ia: 8/16	@(d:8, PC)	@@aa	Implied	с	one	ditie	on (Cod	le	. of States
Mnemonic	g	Operation	Condition	:xx#	ষ	@Rn	ð	0	@aa:	ð	ø	Ē	I	н	Ν	z	v	С	Ś
BIOR #xx:3, @aa:8	в	C∨(#xx:3 of	$\overline{@aa:8}) \rightarrow C$						4							—	—	\$	6
BXOR #xx:3, Rd	В	C⊕(#xx:3 o	f Rd8) \rightarrow C		2										—		—	\$	2
BXOR #xx:3, @Rd	В	C⊕(#xx:3 o	f @Rd16) \rightarrow C			4							—	—	—	—	—	\$	6
BXOR #xx:3, @aa:8	в	C⊕(#xx:3 o	f @aa:8) → C						4					—	—	—	_	\$	6
BIXOR #xx:3, Rd	в	C⊕(#xx:3 o	$\overline{f}\ \overline{Rd8}) \to C$		2									—	—	—	_	\$	2
BIXOR #xx:3, @Rd	В	C⊕(#xx:3 o	$\overline{f} \otimes \overline{Rd16} \to C$			4							—	—	—	—	—	\$	6
BIXOR #xx:3, @aa:8	в	C⊕(#xx:3 o	$\overline{f} @aa:8) \rightarrow C$						4				—	—	—		—	\$	6
BRA d:8 (BT d:8)		$PC \leftarrow PC+c$	d:8							2			—	—	—	—	—		4
BRN d:8 (BF d:8)		$PC \leftarrow PC+2$	2							2			—	—	—	—	—		4
BHI d:8		lf	C ∨ Z = 0							2						—	—		4
BLS d:8		condition is true	C ∨ Z = 1							2						—	—		4
BCC d:8 (BHS d:8)		then	C = 0							2				—	—		—	-	4
BCS d:8 (BLO d:8)		PC ←	C = 1							2				—	—		—	-	4
BNE d:8		PC+d:8 else next;	Z = 0							2				—	—		—		4
BEQ d:8		0.00	Z = 1							2				—	—		—	-	4
BVC d:8			V = 0							2				—	—		—		4
BVS d:8			V = 1							2				—	—		—		4
BPL d:8			N = 0							2					—		—		4
BMI d:8			N = 1							2					—		—		4
BGE d:8			N⊕V = 0							2				_			_	_	4
BLT d:8			N⊕V = 1							2							—		4
BGT d:8			Z ∨ (N⊕V) = 0							2					—	—	—		4
BLE d:8			Z ∨ (N⊕V) = 1							2					—	—	—		4
JMP @Rn		$PC \leftarrow Rn16$	6			2											_		4
JMP @aa:16		PC ← aa:16	6						4						_		_		6
JMP @@aa:8	_	PC ← @aa	:8								2				_	_	_		8
BSR d:8		$SP-2 \rightarrow SF$ PC $\rightarrow @SF$ PC \leftarrow PC+c	•							2									6

			Addressing Mode/ Instruction Length (bytes)															
Mnemonic	Operand Size	Operation		Rn	@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	С	ond	ditio	on (Coc		No. of States
JSR @Rn		$SP-2 \rightarrow SP$ $PC \rightarrow @SP$ $PC \leftarrow Rn16$			2									_	_		_	6
JSR @aa:16		$SP-2 \rightarrow SP$ $PC \rightarrow @SP$ $PC \leftarrow aa:16$						4										8
JSR @@aa:8		$SP-2 \rightarrow SP$ $PC \rightarrow @SP$ $PC \leftarrow @aa:8$								2					_	_		8
RTS	-	$PC \leftarrow @SP$ $SP+2 \rightarrow SP$									2	—	_		—	—	-	8
RTE		$CCR \leftarrow @SP$ SP+2 \rightarrow SP PC $\leftarrow @SP$ SP+2 \rightarrow SP									2	\$	\$	\$	\$	\$	\$	10
SLEEP	_	Transit to sleep mode.									2		_		_		_	2
LDC #xx:8, CCR	В	#xx:8 → CCR	2									\$	\$	\$	\$	\$	\$	2
LDC Rs, CCR	В	$Rs8 \rightarrow CCR$		2								\$	\$	\updownarrow	\$	\$	\$	2
STC CCR, Rd	В	$CCR \rightarrow Rd8$		2									—		_	_		2
ANDC #xx:8, CCR	В	$CCR_{\wedge}\#xx:8 \rightarrow CCR$	2									\$	\$	\$	\$	\$	\$	2
ORC #xx:8, CCR	В	$CCR \lor \#xx:8 \rightarrow CCR$	2									\$	\$	≎	\$	\$	\$	2
XORC #xx:8, CCR	В	$CCR \oplus \#xx:8 \rightarrow CCR$	2									\$	\$	\Leftrightarrow	\$	\$	\$	2
NOP		$PC \leftarrow PC+2$									2							2
EEPMOV		if R4L \neq 0 Repeat @R5 \rightarrow @R6 R5+1 \rightarrow R5 R6+1 \rightarrow R6 R4L-1 \rightarrow R4L Until R4L=0 else next;									4							(4)

Notes: (1) Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0.

(2) If the result is zero, the previous value of the flag is retained; otherwise the flag is cleared to 0.

- (3) Set to 1 if decimal adjustment produces a carry; otherwise retains value prior to arithmetic operation.
- (4) The number of states required for execution is 4n + 9 (n = value of R4L). 4n + 8 for HD64F38024 and H8/38024S Group.
- (5) Set to 1 if the divisor is negative; otherwise cleared to 0.
- (6) Set to 1 if the divisor is zero; otherwise cleared to 0.

A.2 Operation Code Map

Table A.2 is an operation code map. It shows the operation codes contained in the first byte of the instruction code (bits 15 to 8 of the first instruction word).

Instruction when first bit of byte 2 (bit 7 of first instruction word) is 0. Instruction when first bit of byte 2 (bit 7 of first instruction word) is 1.



L.	DAA	DAS			BLE			su																																							
ш	ADDX	SUBX			BGT	BGT JSR		Bit-manipulation instructions																																							
٥	MOV	CMP			ВLТ			manipulatio																																							
U	MO	Ö			BGE		*>																																								
в	ADDS	SUBS					BMI		*/OW	EEPMOV																																					
A	INC	DEC					BPL	dWL																																							
6	ADD	SUB				BVS					MOV																																				
8	AL			NOM	BVC				ADD	ADDX	CMP	SUBX	OR	XOR	AND	MOV																															
7	LDC	NOT	JW		Ψ Ψ	BEQ		BST BIST	BLD		AD	Ū	SU		×	A	W																														
9	ANDC	AND				BNE	RTE		<i>\////</i>	BIAND																																					
5	XORC	XOR			BCS	BCS BSR		BXOR E BIXOR																																							
4	ORC	OR						BCC	RTS			BOR BIOR																																			
3	LDC	ROTXR																																			BLS		BTST								
2	STC	ROTL																																						BHI			BCLR				
-	SLEEP	SHLR			BRN	DIVXU		BNOT																																							
0	NOP	SHLL			BRA	МИГХИ		BSET																																							
High Low	0	-	2	3	4	£	9	7	8	6	A	В	U	D	ш	Ľ																															



Table A.2 Operation Code Map

A.3 Number of Execution States

The tables here can be used to calculate the number of states required for instruction execution. Table A.4 indicates the number of states required for each cycle (instruction fetch, read/write, etc.), and table A.3 indicates the number of cycles of each type occurring in each instruction. The total number of states required for execution of an instruction can be calculated from these two tables as follows:

Execution states = $I \times S_I + J \times S_J + K \times S_K + L \times S_L + M \times S_M + N \times S_N$

Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed.

BSET #0, @FF00 From table A.4: I = L = 2, J = K = M = N = 0From table A.3: $S_I = 2$, $S_L = 2$ Number of states required for execution $= 2 \times 2 + 2 \times 2 = 8$ When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area.

 $\begin{array}{l} JSR @@ 30 \\ From table A.4: \\ I=2, \quad J=K=1, \quad L=M=N=0 \\ From table A.3: \\ S_I=S_J=S_K=2 \\ Number of states required for execution = 2 \times 2 + 1 \times 2 + 1 \times 2 = 8 \end{array}$

Table A.3	Number of Cycles in Each Instruction
-----------	--------------------------------------

Execution Status		Access Location						
(instruction cycle)		On-Chip Memory	On-Chip Peripheral Module					
Instruction fetch	Sı	2	_					
Branch address read	SJ							
Stack operation	Sĸ							
Byte data access	SL		2 or 3*					
Word data access	SM		_					
Internal operation	S _N	1						

Note: * Depends on which on-chip module is accessed. See section 2.9.1, Notes on Data Access for details.

Instruction	Masaasis	Instruction Fetch	Addr. Read		Byte Data Access	Word Data Access	Internal Operation N
Instruction	Mnemonic	1	J	К	L	М	
ADD	ADD.B #xx:8, Rd	1					
	ADD.B Rs, Rd	1					
	ADD.W Rs, Rd	1					
ADDS	ADDS.W #1, Rd	1					
	ADDS.W #2, Rd	1					
ADDX	ADDX.B #xx:8, Rd	1					
	ADDX.B Rs, Rd	1					
AND	AND.B #xx:8, Rd	1					
	AND.B Rs, Rd	1					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd	1					
	BAND #xx:3, @Rd	2			1		
	BAND #xx:3, @aa:8	2			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @Rd	2			2		
	BCLR #xx:3, @aa:8	2			2		
	BCLR Rn, Rd	1					
	BCLR Rn, @Rd	2			2		
	BCLR Rn, @aa:8	2			2		
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @Rd	2			1		
	BIAND #xx:3, @aa:8	2			1		

Table A.4 Number of Cycles in Each Instruction

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @Rd	2			1		
	BILD #xx:3, @aa:8	2			1		
BIOR	BIOR #xx:3, Rd	1					
	BIOR #xx:3, @Rd	2			1		
	BIOR #xx:3, @aa:8	2			1		
BIST	BIST #xx:3, Rd	1					
	BIST #xx:3, @Rd	2			2		
	BIST #xx:3, @aa:8	2			2		
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @Rd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @Rd	2			1		
	BLD #xx:3, @aa:8	2			1		
BNOT	BNOT #xx:3, Rd	1					
	BNOT #xx:3, @Rd	2			2		
	BNOT #xx:3, @aa:8	2			2		
	BNOT Rn, Rd	1					
	BNOT Rn, @Rd	2			2		
	BNOT Rn, @aa:8	2			2		
BOR	BOR #xx:3, Rd	1					
	BOR #xx:3, @Rd	2			1		
	BOR #xx:3, @aa:8	2			1		
BSET	BSET #xx:3, Rd	1					
	BSET #xx:3, @Rd	2			2		
	BSET #xx:3, @aa:8	2			2		
	BSET Rn, Rd	1					
	BSET Rn, @Rd	2			2		
	BSET Rn, @aa:8	2			2		
BSR	BSR d:8	2		1			
BST	BST #xx:3, Rd	1					
	BST #xx:3, @Rd	2			2		
	BST #xx:3, @aa:8	2			2		
BTST	BTST #xx:3, Rd	1					
	BTST #xx:3, @Rd	2			1		
	BTST #xx:3, @aa:8	2			1		
	BTST Rn, Rd	1					
	BTST Rn, @Rd	2			1		

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
BTST	BTST Rn, @aa:8	2			1		
BXOR	BXOR #xx:3, Rd	1					
	BXOR #xx:3, @Rd	2			1		
	BXOR #xx:3, @aa:8	2			1		
CMP	CMP. B #xx:8, Rd	1					
	CMP. B Rs, Rd	1					
	CMP.W Rs, Rd	1					
DAA	DAA.B Rd	1					
DAS	DAS.B Rd	1					
DEC	DEC.B Rd	1					
DIVXU	DIVXU.B Rs, Rd	1					12
EEPMOV	EEPMOV	2			2n+2*		1*
INC	INC.B Rd	1					
JMP	JMP @Rn	2					
	JMP @aa:16	2					2
	JMP @@aa:8	2	1				2
JSR	JSR @Rn	2		1			
	JSR @aa:16	2		1			2
	JSR @@aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @Rs, Rd	1			1		
	MOV.B @(d:16, Rs), Rd	2			1		
	MOV.B @Rs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B Rs, @Rd	1			1		
	MOV.B Rs, @(d:16, Rd)	2			1		
	MOV.B Rs, @-Rd	1			1		2
	MOV.B Rs, @aa:8	1			1		
	MOV.B Rs, @aa:16	2			1		
	MOV.W #xx:16, Rd	2					
	MOV.W Rs, Rd	1					
	MOV.W @Rs, Rd	1				1	
	MOV.W @(d:16, Rs), Rd	2				1	
	MOV.W @Rs+, Rd	1				1	2
	MOV.W @aa:16, Rd	2				1	

Note: * n: Initial value in R4L. The source and destination operands are accessed n + 1 times each. Internal operation N is 0 for HD64F38024.

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
MOV	MOV.W Rs, @Rd	1	•		-	1	
	MOV.W Rs, @(d:16, Rd)	2				1	
	MOV.W Rs, @-Rd	1				1	2
	MOV.W Rs, @aa:16	2				1	
MULXU	MULXU.B Rs, Rd	1					12
NEG	NEG.B Rd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
ORC	ORC #xx:8, CCR	1					
ROTL	ROTL.B Rd	1					
ROTR	ROTR.B Rd	1					
ROTXL	ROTXL.B Rd	1					
ROTXR	ROTXR.B Rd	1					
RTE	RTE	2		2			2
RTS	RTS	2		1			2
SHAL	SHAL.B Rd	1					
SHAR	SHAR.B Rd	1					
SHLL	SHLL.B Rd	1					
SHLR	SHLR.B Rd	1					
SLEEP	SLEEP	1					
STC	STC CCR, Rd	1					
SUB	SUB.B Rs, Rd	1					
	SUB.W Rs, Rd	1					
SUBS	SUBS.W #1, Rd	1					
	SUBS.W #2, Rd	1					
POP	POP Rd	1		1			2
PUSH	PUSH Rs	1		1			2
SUBX	SUBX.B #xx:8, Rd	1					
	SUBX.B Rs, Rd	1					
XOR	XOR.B #xx:8, Rd	1					
	XOR.B Rs, Rd	1					
XORC	XORC #xx:8, CCR	1					

Appendix B Internal I/O Registers

B.1 Addresses

Upper Address: H'F0

Lower	Register				E	Bit Names				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'20	FLMCR1	_	SWE	ESU	PSU	EV	PV	E	Р	ROM
H'21	FLMCR2	FLER	—	—	—	—	—	—	—	
H'22	FLPWCR	PDWND	_	_	_	_	_	_	_	
H'23	EBR	_	_	_	EB4	EB3	EB2	EB1	EB0	
H'24										
H'25										
H'26										
H'27										
H'28										
H'29										
H'2A										
H'2B	FENR	FLSHE	_	_	_	_	_	_	_	
H'2C										
H'2D										
H'2E										
H'2F										

Lower	Register				Bit N	lames				
Address	-	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'80										
H'81										
H'82										
H'83										
H'84										
H'85										
H'86										
H'87										
H'88										
H'89										
H'8A										
H'8B										
H'8C	ECPWCRH	ECPWCRH7	ECPWCRH6	ECPWCRH5	ECPWCRH4	ECPWCRH3	ECPWCRH2	ECPWCRH1	ECPWCRH0	Asynchronous
H'8D	ECPWCRL	ECPWCRL7	ECPWCRL6	ECPWCRL5	ECPWCRL4	ECPWCRL3	ECPWCRL2	ECPWCRL1	ECPWCRL0	event counter
H'8E	ECPWDRH	ECPWDRH7	ECPWDRH6	ECPWDRH5	ECPWDRH4	ECPWDRH3	ECPWDRH2	ECPWDRH1	ECPWDRH0	
H'8F	ECPWDRL	ECPWDRL7	ECPWDRL6	ECPWDRL5	ECPWDRL4	ECPWDRL3	ECPWDRL2	ECPWDRL1	ECPWDRL0	
H'90	WEGR	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0	System control
H'91	SPCR	_	_	SPC32	_	SCINV3	SCINV2	_	_	SCI3
H'92	AEGSR	AHEGS1	AHEGS0	ALEGS1	ALEGS0	AIEGS1	AIEGS0	ECPWME	_	Asynchronous
H'93										event counter
H'94	ECCR	ACKH1	ACKH0	ACKL1	ACKL0	PWCK2	PWCK1	PWCK0	_	
H'95	ECCSR	OVH	OVL	_	CH2	CUEH	CUEL	CRCH	CRCL	
H'96	ECH	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0	
H'97	ECL	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	ECL0	
H'98										
H'99										
H'9A										
H'9B										
H'9C										
H'9D										
H'9E										
H'9F										

Lower	Register				Bit N	lames				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'A0										
H'A1										-
H'A2										-
H'A3										-
H'A4										-
H'A5										-
H'A6										-
H'A7										-
H'A8	SMR	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0	SCI3
H'A9	BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	-
H'AA	SCR3	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	-
H'AB	TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	-
H'AC	SSR	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	-
H"AD	RDR	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0	-
H'AE										-
H'AF										-
H'B0	TMA	_	_	_	_	TMA3	TMA2	TMA1	TMA0	Timer A
H'B1	TCA	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0	-
H'B2	TCSRW	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	BOWI	WRST	Watchdog
H'B3	TCW	TCW7	TCW6	TCW5	TCW4	TCW3	TCW2	TCW1	TCW0	timer
H'B4	TMC	TMC7	TMC6	TMC5	-	-	TMC2	TMC1	TMC0	Timer C
H'B5	TCC/TLC	TCC7/TLC7	TCC6/TLC6	TCC5/TLC5	TCC4/TLC4	TCC3/TLC3	TCC2/TLC2	TCC1/TLC1	TCC0/TLC0	-
H'B6	TCRF	TOLH	CKSH2	CKSH1	CKSH0	TOLL	CKSL2	CKSL1	CKSL0	Timer F
H'B7	TCSRF	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL	-
H'B8	TCFH	TCFH7	TCFH6	TCFH5	TCFH4	TCFH3	TCFH2	TCFH1	TCFH0	-
H'B9	TCFL	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0	-
H'BA	OCRFH	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFH0	-
H'BB	OCRFL	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL0	-
H'BC	TMG	OVFH	OVFL	OVIE	IIEGS	CCLR1	CCLR0	CKS1	CKS0	Timer G
H'BD	ICRGF	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGF0	-
H'BE	ICRGR	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGR0	-
H'BF										


Lower	Register				Bit	Names				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'C0	LPCR	DTS1	DTS0	CMX	_	SGS3	SGS2	SGS1	SGS0	LCD controller/
H'C1	LCR	_	PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0	driver
H'C2	LCR2	LCDAB	_	_	_	_	_	_	_	_
H'C3										
H'C4	ADRRH	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	A/D converter
H'C5	ADRRL	ADR1	ADR0	_	_	_	_	_	_	_
H'C6	AMR	CKS	TRGE	_	_	CH3	CH2	CH1	CH0	-
H'C7	ADSR	ADSF	_	_	_	_	_	_	_	_
H'C8	PMR1	IRQ3	_	_	IRQ4	TMIG	_	_	_	I/O port
H'C9	PMR2	_	_	POF1	_	_	WDCKS	NCS	IRQ0	-
H'CA	PMR3	AEVL	AEVH	_	_	_	TMOFH	TMOFL	UD	_
H'CB										-
H'CC	PMR5	WKP7	WKP6	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0	-
H'CD	PWCR2	_	_	_	_	_	_	PWCR21	PWCR20	10 bit PWM2
H'CE	PWDRU2	_	_	_	_	_	_	PWDRU21	PWDRU20	-
H'CF	PWDRL2	PWDRL27	PWDRL26	PWDRL25	PWDRL24	PWDRL23	PWDRL22	PWDRL21	PWDRL20	-
H'D0	PWCR1	_	_	_	_	_	_	PWCR11	PWCR10	10 bit PWM1
H'D1	PWDRU1	_	_	_	_	_	_	PWDRU11	PWDRU10	-
H'D2	PWDRL1	PWDRL17	PWDRL16	PWDRL15	PWDRL14	PWDRL13	PWDRL12	PWDRL11	PWDRL10	_
H'D3										
H'D4	PDR1	P17	P16	_	P14	P13	_	_	_	I/O port
H'D5										_
H'D6	PDR3	P37	P36	P35	P34	P33	P32	P31	P30	
H'D7	PDR4	_	_	_	_	P43	P42	P41	P40	_
H'D8	PDR5	P57	P56	P55	P54	P53	P52	P51	P50	-
H'D9	PDR6	P67	P66	P65	P64	P63	P62	P61	P60	
H'DA	PDR7	P77	P76	P75	P74	P73	P72	P71	P70	_
H'DB	PDR8	P87	P86	P85	P84	P83	P82	P81	P80	_
H'DC	PDR9	_	_	P95	P94	P93	P92	P91	P90	
H'DD	PDRA	_	_	_	_	PA3	PA2	PA1	PA0	
H'DE	PDRB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	
H'DF										


Lower	Register				Bit N	lames				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'E0	PUCR1	PUCR17	PUCR16	_	PUCR14	PUCR13	_	_	_	I/O port
H'E1	PUCR3	PUCR37	PUCR36	PUCR35	PUCR34	PUCR33	PUCR32	PUCR31	PUCR30	_
H'E2	PUCR5	PUCR57	PUCR56	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50	_
H'E3	PUCR6	PUCR67	PUCR66	PUCR65	PUCR64	PUCR63	PUCR62	PUCR61	PUCR60	_
H'E4	PCR1	PCR17	PCR16	_	PCR14	PCR13	_	_	_	_
H'E5										_
H'E6	PCR3	PCR37	PCR36	PCR35	PCR34	PCR33	PCR32	PCR31	PCR30	_
H'E7	PCR4	_	_	_	_	_	PCR42	PCR41	PCR40	_
H'E8	PCR5	PCR57	PCR56	PCR55	PCR54	PCR53	PCR52	PCR51	PCR50	_
H'E9	PCR6	PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60	_
H'EA	PCR7	PCR77	PCR76	PCR75	PCR74	PCR73	PCR72	PCR71	PCR70	_
H'EB	PCR8	PCR87	PCR86	PCR85	PCR84	PCR83	PCR82	PCR81	PCR80	_
H'EC	PMR9	_	_	_	_	PIOFF	_	PWM2	PWM1	_
H'ED	PCRA	_	_	_	_	PCRA3	PCRA2	PCRA1	PCRA0	_
H'EE	PMRB	_	_	_	_	IRQ1	_	_	_	_
H'EF										
H'F0	SYSCR1	SSBY	STS2	STS1	STS0	LSON	_	MA1	MA0	System control
H'F1	SYSCR2	_	_	_	NESEL	DTON	MSON	SA1	SA0	_
H'F2	IEGR	_	_	_	IEG4	IEG3	_	IEG1	IEG0	_
H'F3	IENR1	IENTA	_	IENWP	IEN4	IEN3	IENEC2	IEN1	IEN0	_
H'F4	IENR2	IENDT	IENAD	_	IENTG	IENTFH	IENTFL	IENTC	IENEC	_
H'F5										_
H'F6	IRR1	IRRTA	_	_	IRRI4	IRRI3	IRREC2	IRRI1	IRRI0	_
H'F7	IRR2	IRRDT	IRRAD	_	IRRTG	IRRTFH	IRRTFL	IRRTC	IRREC	_
H'F8										
H'F9	IWPR	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0	System control
H'FA	CKSTPR1	_	_	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP	
H'FB	CKSTPR2	_	_	_	PW2CKSTP	AECKSTP	WDCKSTP	PW1CKSTP	LDCKSTP	
H'FC										
H'FD										
H'FE										
H'FF										_

Legend

SCI: Serial Communication Interface


B.2 Functions






- 0 Writing/erasing disabled (initial value)
- 1 Writing/erasing enabled









FLPWCR—Fla	ash memor	y power	control re	gister	H']	F022	Fla	ash memory
Bit	7	6	5	4	3	2	1	0
	PDWND		_	_			_	
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W		—	—	_	—	—	
	0 Whe the 1 Whe	flash mer en the sys	able stem trans nory chang stem trans nory chang	ges to low	-power m active mo	ode de,		

EBR—Erase block register

H'F023

Flash memory

Bit	7	6	5	4	3	2	1	0
		—		EB4	EB3	EB2	EB1	EB0
Initial value	0	0	0	0	0	0	0	0
Read/Write		—	—	R/W	R/W	R/W	R/W	R/W
			Blocks 4 t	to 0				
			0 When	a block of	EB4 to E	B0 is not s	elected (ir	nitial value)
			1 When	a block of	EB4 to E	B0 is seled	cted	

Note: Set the bit of EBR to H'00 when erasing.

FENR—Flash r	nemory e	nable reg	ister		H']	F02B	Fla	ash memory
Bit	7	6	5	4	3	2	1	0
	FLSHE	_				_		
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	_			_		_	—
	Flash	memory o	ontrol reg	gister ena	ble			
	0 Th	ne flash me	emory con	trol registe	er cannot k	be accesse	d	
	1 Th	ne flash me	emory con	trol registe	er can be a	accessed		

ECPWCRH—Event Counter PWM Compare Register H H'8C

Bit	7	6	5	4	3	2	1	0
	ECPWCRH7	ECPWCRH6	ECPWCRH5	ECPWCRH4	ECPWCRH3	ECPWCRH2	ECPWCRH1	ECPWCRH0
Initial value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		Sets ev	vent count	er PWM w	aveform o	conversior	n period	
CPWCRL—E	vent Cou	nter PWN	A Compa	re Registe	er L H'8	8D		Al
Bit	7	6	5	4	3	2	1	0
	ECPWCRL7	ECPWCRL6	ECPWCRL5	ECPWCRL4	ECPWCRL3	ECPWCRL2	ECPWCRL1	ECPWCRL0
Initial value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		Sets ev	vent count	er PWM w	aveform o	conversior	n period	
CPWDRH—E	Event Cou						n period	Al
CPWDRH—F		nter PWI	M Data R	egister H	H'8	8E		
	7	nter PW	M Data R	egister H 4	H'8 3	3E 2	1	0
CPWDRH—F		nter PW	M Data R	egister H 4	H'8	3E 2	1	
CPWDRH—F	7	nter PW	M Data R	egister H 4	H'8 3	3E 2	1	0
CPWDRH—F Bit	7 ECPWDRH7	nter PWI 6 ECPWDRH6	M Data R 5 ECPWDRH5	egister H 4 ECPWDRH4	H'8 3 ECPWDRH3	BE 2 ECPWDRH2	1 ECPWDRH1	0 ECPWDRH0
CPWDRH—F Bit Initial value	7 ECPWDRH7 0	nter PWI 6 ECPWDRH6 0 W	M Data R 5 ECPWDRH5 0	egister H 4 ECPWDRH4 0 W	H'S 3 ECPWDRH3 0 W	BE 2 ECPWDRH2 0 W	1 ECPWDRH1 0 W	0 ECPWDRH0 0
CPWDRH—F Bit Initial value	7 ECPWDRH7 0 W	nter PWI 6 ECPWDRH6 0 W Control	M Data R 5 ECPWDRH5 0 W s event cc	egister H 4 ECPWDRH4 0 W Dunter PW	H'S 3 ECPWDRH3 0 W	3E 2 ECPWDRH2 0 W rm genera	1 ECPWDRH1 0 W	0 ECPWDRH0 0
CPWDRH—F Bit Initial value R/W	7 ECPWDRH7 0 W	nter PWI 6 ECPWDRH6 0 W Control	M Data R 5 ECPWDRH5 0 W s event cc	egister H 4 ECPWDRH4 0 W Dunter PW	H'8 3 ECPWDRH3 0 W M wavefor	3E 2 ECPWDRH2 0 W rm genera	1 ECPWDRH1 0 W	0 ECPWDRH0 0 W
CPWDRH—F Bit Initial value R/W CPWDRL—F	7 ECPWDRH7 0 W	nter PWI 6 ECPWDRH6 0 W Control nter PWN 6	M Data R 5 ECPWDRH5 0 W s event cc	egister H 4 ECPWDRH4 0 W Dunter PW egister L 4	H'8 3 ECPWDRH3 0 W M wavefor H'8	BE 2 ECPWDRH2 0 W rm genera BF	1 ECPWDRH1 0 W tor data	0 ECPWDRH0 0 W Al
CPWDRH—F Bit Initial value R/W CPWDRL—F	7 ECPWDRH7 0 W Svent Court	nter PWI 6 ECPWDRH6 0 W Control nter PWN 6	M Data R 5 ECPWDRH5 0 W s event cc M Data R 5	egister H 4 ECPWDRH4 0 W Dunter PW egister L 4	H'S 3 ECPWDRH3 0 W M wavefor H'S 3	BE 2 ECPWDRH2 0 W rm genera BF 2	1 ECPWDRH1 0 W tor data	0 ECPWDRH0 0 W Al


Bit	7	6	5	4	3	2	1	0			
	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W										
WKPn edge selected											
0 WKPn pin falling edge detected											
1 WKPn pin rising edge detected											

0	within pin railing edge detected
1	WKPn pin rising edge detected

(n = 7 to 0)


SPCR—Serial Port Control Register

H'91



P42/TXD32pin function switch

0	Function as P4 ₂ I/O pin
1	Function as TXD ₃₂ output pin




AEC edge select H

Bit 7	Bit 6	Description						
AHEGS1	AHEGS0	Description						
0	0	Falling edge on AEVH pin is sensed						
0	1	Rising edge on AEVH pin is sensed						
1	0	Both edges on AEVH pin are sensed						
1	1	Use prohibited						

Bit	7	6	5	4	3	2	1	0	
	ACKH1	ACKH0	ACKL1	ACKL0	PWCK2	PWCK1	PWCK0		
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			ounter P	WM cloci	< select				
		Bit 3	Bit 2	Bit 1	_	Descript	tion		
		PWCK2		PWCK0		Beeenp			
		0	0	0	ф/2				
		0	0	1	φ/4				
		0	1	0	φ/8				
		0	1	1	φ/16				
		1	*	0	¢/32				
		1	*	1	φ/64				
	AEC cl	ock select	t L				*: Don't (care	
	Bit 5	Bit 4			acriation				
	ACKL1	ACKL0		De	escription				
	0	0	AEVL p	in input					
	0	1	φ/2						
	1	0	φ/4						
	1	1	φ/8						
 AEC cl₀	ock selec	t H					—		
Bit 7	Bit 6		De	oorintio-					
ACKH1	ACKH0		Description						

		Description						
ACKH1	ACKH0	Description						
0	0	AEVH pin input						
0	1	φ/2						
1	0	φ/4						
1	1	φ/8						



1 ECH has overflowed

ECH—Event counter H

H'96

Bit	7	6	5	4	3	2	1	0		
	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R	R	R	R	R	R	R	R		
	Count value									


Note: ECH and ECL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (EC).

ECL—Event	counter L	4			H'97					
Bit	7	6	5	4	3	2	1	0	_	
	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	ECL0		
Initial value	0	0	0	0	0	0	0	0	-	
Read/Write	R	R	R	R	R	R	R	R		
Count value										

Note: ECH and ECL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (EC).

Renesas

Rev. 4.00, 05/03, page 483 of 562



Bit	7	6	5	4	3	2	1	0	
	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	
Initial value	1	1	1	1	1	1	1	1	
Read/Write	R/W								

Serial transmit/receive bit rate



SCR3—Serial control register3

H'AA

Bit			7	6	6	5	4		3	:	2	1	0
			TIE	R	IE	TE	RE		MPIE	TE	IE	CKE1	CKE0
Initial value	е		0	. ()	0	0	•	0	()	0	0
Read/Write	е		R/W	R/	W	R/W	R/W	1	R/W	R	w	R/W	R/W
		_											
	Г												
			Clock e	nable -							J		
	Bit 1 Bit 0							Des	cription				
	CKE1 CKE0 Communication Mode				/lode		Source			Pin Function			
			0	0		chronous			nal clock nal clock		I/O po	rt clock output	
	0 1 Asynchronous						nal clock			output			
	Synchronous									not sp		is combinatio	n)
			1	0		chronous			nal clock		Clock		
			1	1	-	nronous chronous			nal clock	not sp		clock input	n)
						nronous		Reserved (Do not specify this combination)					,
		 T				- 1- 1 -							
			nsmit e					lad					
		0				t request (1 t request (1	'						
	Mu		rocesso					ieu					
	0									-4'>			_
		[Clearing	conditio	on]	equest disa which the r	,		•	,			
	1					equest ena		25501 D	il is sel lo	1			_
	.	1	The rece	ive inter	rupt req	uest (RXI),	receive e					nd setting of th	
						ags in the set to 1 is rece		us regis	ster (SSR),	are d	isableo	d until data wit	h
				processo	5 51 561	. 10 1 13 1600	eiveu.						
			nable	ration di	ooblod (ia I/O par	+)					
	-					RXD ₃₂ pin		-	in)				
					lableu (RXD ₃₂ pin i	is receive	uala p	111)				
Trans											-		
0						D_{32} pin is I/					_		
	Tran	ismi	t operati	on enab	led (TXL	D ₃₂ pin is tra	ansmit da	ta pin)					
Receive	inter	rup	t enable										
0 Re	eceive	e dat	ta full inte	errupt re	quest (F	RXI) and rea	ceive erro	or interr	upt reque	st (EF	l) disa	bled	
1 Re	eceive	e dat	ta full inte	errupt re	quest (F	RXI) and ree	ceive erro	or interr	upt reque	st (EF	l) enal	bled	
Transmit in													
						TXI) disable							
1 Trans	mit da	ata e	empty inf	terrupt re	equest (TXI) enable	a						

TDR—Transmit data register

H'AB

SCI3

Bit	7	6	5	4	3	2	1	0
	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Data for transfer to TSR



SSR—Serial status register

Bit	7	6	5	4	3	2	1	0		
	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT		
Initial value	1	0	0	0	0	1	0	0		
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W		
	Multiprocessor bit transfer									
		0 multiprocess 1 multiprocess			_					
		or bit receive		lited						
	0 Data i	n which the mu	Itiprocessor bit	is 0 has been r	eceived					
	1 Data i	n which the mu	Itiprocessor bit	is 1 has been r	eceived					
	Transmit end									
			After reading T	DRE = 1, cleare vritten to TDR b						
	1 Transmis	sion ended			y an instruction					
		onditions] •		n serial control r E is set to 1 wh						
Par	ity error									
0	Reception in	progress or condition		lly , cleared by writ	ting 0 to PER					
	A parity error	has occurred of	during reception	<u>י</u> ו						
	[Setting cond			oits in the receiv mode bit (PM)				У		
Framin	g error									
	Reception in prog			ared by writing	0 to FER					
	A framing error h							_		
	[Setting conditior		nd the stop bit is		data is checked	o for a value of	1 at completion	or		
Overrun er										
	eption in progres aring condition]			d by writing 0 to	OER					
	overrun error has ting condition] W			s completed wit	th RDRF set to	1				
Receive data r										
0 There is	no receive data	in RDR								
[Clearing	g conditions] • A • V	ofter reading RE Vhen RDR data			RDRF					
	receive data in f		s normally and	receive data is	transferred fron	n RSR to RDR				
Transmit data reg	ister empty	· ·								
0 Transmit da	ata written in TDF	thas not been	transferred to T	SR						
[Clearing co	[Clearing conditions] • After reading TDRE = 1, cleared by writing 0 to TDRE • When data is written to TDR by an instruction									
1 Transmit data has not been written to TDR, or transmit data written in TDR has been transferred to TSR [Setting conditions] • When bit TE in serial control register3 (SCR3) is cleared to 0 • When data is transferred from TDR to TSR										

Note: * Only a write of 0 for flag clearing is possible.



RDR—Receive data register

Bit	7	6	5	4	3	2	1	0
	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
			Serial	receiving	data are s	tored		

H'AD

TMA—Timer	· mode reg	gister A			H'B0				
Bit	7	6	5	4	3	2	1	0	_
	_	_	_		TMA3	TMA2	TMA1	TMA0	
Initial value		_	·	1	0	0	0	0	_
Read/Write	W	W	W	_	R/W	R/W	R/W	R/W	

Internal clock select

Γ

TMA3	TMA2	TMA1	TMA0		er and Divider Ratio ow Period	Function
0	0	0	0	PSS	ф/8192	Interval
			1	PSS	ф/4096	timer
		1	0	PSS	ф/2048	
			1	PSS	ф/512	
	1	0	0	PSS	ф/256	
			1	PSS	ф/128	
		1	0	PSS	φ/32	
			1	PSS	φ/8	
1	0	0	0	PSW	1 s	Clock time
			1	PSW	0.5 s	base
		1	0	PSW	0.25 s	(when using
			1	PSW	0.03125 s	32.768 kHz)
	1	0	0	PSW and	d TCA are reset	
			1			
		1	0			
			1			


Timer A

TCA—Timer counter A


H'B1

Bit	7	6	5	4	3	2	1	0
	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Count value




1 Bit 6 is write-disabled




TCW—Timer counter W

H'B3

Watchdog timer








Note: TCC is allocated to the same address as TLC. In a read, the TCC value is returned.

ad registe	er C			Timer C				
7	6	5	4	3	2	1	0	
TLC7	TLC6	TLC5	TLC4	TLC3	TLC2	TLC1	TLC0	
0	0	0	0	0	0	0	0	_
W	W	W	W	W	W	W	W	
			Reload	d value				
	7 TLC7 0	TLC7 TLC6 0 0	7 6 5 TLC7 TLC6 TLC5 0 0 0	7 6 5 4 TLC7 TLC6 TLC5 TLC4 0 0 0 0 W W W W	7 6 5 4 3 TLC7 TLC6 TLC5 TLC4 TLC3 0 0 0 0 0	7 6 5 4 3 2 TLC7 TLC6 TLC5 TLC4 TLC3 TLC2 0 0 0 0 0 0 W W W W W	7 6 5 4 3 2 1 TLC7 TLC6 TLC5 TLC4 TLC3 TLC2 TLC1 0 0 0 0 0 0 0 W W W W W W	7 6 5 4 3 2 1 0 TLC7 TLC6 TLC5 TLC4 TLC3 TLC2 TLC1 TLC0 0 0 0 0 0 0 0 0 W W W W W W W

Note: TLC is allocated to the same address as TCC. In a write, the value is written to TLC.


TCRF—Timer control register F



Toggle output level H

0	Low level
1	High level

TCSRF—Timer control/status register F



Note: * Bits 7, 6, 3, and 2 can only be written with 0, for flag clearing.



5 TCFH4	TCFH3	TCFH2	TCFH1	TCFH0
0	0	0	0	0
R/W	R/W	R/W	R/W	R/W
Coun	t value			
	R/W		R/W R/W R/W	R/W R/W R/W R/W

Note: TCFH and TCFL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (TCF).

TCFL—8-bit	timer cou	nter FL			H	['B9		Timer F	
Bit	7	6	5	4	3	2	1	0	_
	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				Coun	t value				

Note: TCFH and TCFL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (TCF).

OCRFH—Output compare register FH					Н	Tim	er F		
Bit	7	6	5	4	3	2	1	0	
	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFH0	
Initial value	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	


Note: OCRFH and OCRFL can also be used as the upper and lower halves, respectively, of a 16-bit output compare register (OCRF).

Bit	7	6	5	4	3	2	1	0
	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Note: OCRFH and OCRFL can also be used as the upper and lower halves, respectively, of a 16-bit output compare register (OCRF).

TMG—Timer mode register G

H'BC



Note: * Bits 7 and 6 can only be written with 0, for flag clearing.

ICRGF—Input capture register GF

Bit	7	6	5	4	3	2	1	0
	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGF0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Stores TCG value at falling edge of input capture signal

ICRGR—Input capture register GR					H'H		Timer G		
Bit	7	6	5	4	3	2	1	0	
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGR0	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	R	

Stores TCG value at rising edge of input capture signal

LPCR—LCD port control register

H'C0

LCD controller/driver

Bit	7	6	5	4	3	2	1	0
	DTS1	DTS0	CMX		SGS3	SGS2	SGS1	SGS0
Initial value	0	0	0		0	0	0	0
Read/Write	R/W	R/W	R/W	W	R/W	R/W	R/W	R/W

Bit 3	Bit 2	Bit 1	Bit 0	Function of Pins SEG ₃₂ to SEG ₁								
SGS3	SGS2	SGS1	SGS0	SEG ₃₂ to SEG ₂₉	SEG ₂₈ to SEG ₂₅	SEG ₂₄ to SEG ₂₁	SEG ₂₀ to SEG ₁₇	SEG ₁₆ to SEG ₁₃	SEG ₁₂ to SEG ₉	SEG ₈ to SEG ₅	SEG ₄ to SEG ₁	Note
0	0	0	0	Port	Port	Port	Port	Port	Port	Port	Port	(Initial value
			1	Port	Port	Port	Port	Port	Port	Port	SEG	
		1	0	Port	Port	Port	Port	Port	Port	SEG	SEG	
			1	Port	Port	Port	Port	Port	SEG	SEG	SEG	
	1	0	0	Port	Port	Port	Port	SEG	SEG	SEG	SEG	
			1	Port	Port	Port	SEG	SEG	SEG	SEG	SEG	
		1	0	Port	Port	SEG	SEG	SEG	SEG	SEG	SEG	
			1	Port	SEG	SEG	SEG	SEG	SEG	SEG	SEG	
1	0	0	0	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	
			1	SEG	SEG	SEG	SEG	SEG	SEG	SEG	Port	
		1	0	SEG	SEG	SEG	SEG	SEG	SEG	Port	Port	
			1	SEG	SEG	SEG	SEG	SEG	Port	Port	Port	
	1	0	0	SEG	SEG	SEG	SEG	Port	Port	Port	Port	
			1	SEG	SEG	SEG	Port	Port	Port	Port	Port	
		1	0	SEG	SEG	Port	Port	Port	Port	Port	Port	
			1	SEG	Port	Port	Port	Port	Port	Port	Port	

Duty select, common function select

Bit 7 DTS1	Bit 6 DTS0	Bit 5 CMX	Duty Cycle	Common Drivers	Notes							
0	0	0	Static	COM ₁	Do not use COM ₄ to COM ₂							
		1	Static	COM ₄ to COM ₁	COM ₄ to COM ₂ output the same waveform as COM ₁							
0	1	0	1/2 duty	COM ₂ to COM ₁	Do not use COM ₄ and COM ₃							
		1	1/2 uuty	COM ₄ to COM ₁	COM ₄ outputs the same waveform as COM ₃ and COM ₂ outputs the same waveform as COM ₁							
1	0	0	1/3 duty	COM ₃ to COM ₁	Do not use COM ₄							
		1	1/3 duty	COM ₄ to COM ₁	Do not use COM ₄							
1	1	0	1/4 duty	COM4 to COM1	_							

LCR—LCD control register

H'C1

LCD controller/driver


Bit	7	6	5	4	3	2	1		0
		PSW	ACT	DISP	CKS3	CKS2	CK	S1 (CKS0
Initial value	1	0	0	0	0	0	0		0
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/\	N	R/W
					Eran	ne freque		lect	
					Bit	-	Bit 1	Bit 1	
						3 CKS2		CKS0	Operating Clock
					0	*	0	0	¢w
					0	*	0	1	φ _W /2
					0	*	1	*	φ _W /4
					1	0	0	0	φ/2
					1	0	0	1	φ/4
					1	0	1	0	φ/8
					1	0	1	1	φ/16
					1	1	0	0	φ/32
					1	1	0	1	φ/64
					1	1	1	0	φ/128
					1	1	1	1	φ/256
				Display	data cor	trol			*: Don't care
				0 Blar	nk data is	displayed	t		
				1 LCE) RAM da	ta is disp	layed		
			Display f	controller/		ration ha	Itod		
				controller/			neu		
			1 200						

LCD drive power supply on/off control

	LCD drive power supply off
1	LCD drive power supply on

LCR2—LCD control register 2

H'C2



AMR—A/D mode register

H'C6

Bit	7	6	5		4	3	2		1	0
	CKS	TRGE		-	_	CH3	CH	2	CH1	CH0
Initial value	0	0	1		1	0	0		0	0
Read/Write	R/W	R/W	_	-		R/W	R/V	V	R/W	R/W
			C	hann	el sele	ct				
				Bit 3	Bit 2	Bit 1	Bit 0			
			(CH3	CH2	CH1	CH0	Ar	alog Inpu	t Channel
				0	0	*	*		channel :	
					1	0	0	A١	۷0	
							1	A١	V ₁	
						1	0	A١	N ₂	
							1	A١	N ₃	
				1	0	0	0	A١	14	
							1	A١	N ₅	
						1	0	A١	N ₆	
							1	A١	-	
				1	1	*	*		o not speci mbination	fy this
									*:	Don't care
			nal trigger							
			isables sta							
			nables stai external ti					g or	falling ed	ge
	Clock s	select								

Clock select

Bit 7		Convers	ion Time
CKS	Conversion Period	φ = 1 MHz	φ = 5 MHz
0	62/ 	62 μs	12.4 μs
1	31/ 	31 μs	—


Note: * Operation is not guaranteed with a conversion time of less than 12.4 $\mu s.$ Select a setting that gives a conversion time of at least 12.4 $\mu s.$

ADRRH—A/ ADRRL—A/I		0				['C4 ['C5	1	A/D conver	rter
ADRRH									
Bit	7	6	5	4	3	2	1	0	
	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R	R	R	R	R	R	R	R	
				A/D conv	ersion resi	ult			
ADRRL									
Bit	7	6	5	4	3	2	1	0	
	ADR1	ADR0							
Initial value	Undefined	Undefined		<u> </u>					
Read/Write	R	R	. —	—	—	—	—	—	
	A/D conve	ersion resu	ılt						
ADSR—A/D	start regis	ster			Н	'C7	1	A/D conver	ter
Bit	7	6	5	4	3	2	1	0	
	ADSF			_				_	
Initial value	0	1	1	1	1	1	1	1	
Read/Write	R/W			—	—	—	—	—	
		fort flog							
		tart flag ead Indic	ates com	oletion of A	/D conver	sion			
			s A/D con						
	1 R	ead Indic	ates A/D o	conversion	in progre	SS			

Write Starts A/D conversion

Rev. 4.00, 05/03, page 504 of 562


PMR1—Port mode register 1



	Functions as P1 ₇ I/O pin	


pin

PMR2—Port Mode Register 2



PMR3—Port mode register 3

H'CA



$P3_7/AEVL$ pin function switch

0	Functions as P3 ₇ I/O pin
1	Functions as AEVL input pin

PMR5—Port mode register 5

H'CC

Bit	7	6	5	4	3	2	1	0	
	WKP ₇		WKP ₅	WKP ₄	WKP ₃	WKP ₂	WKP	-	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				_			_		
					+1 pin fun		itch		
					P5 _n I/O pi				
			1 Fu	nctions as	WKP _n inp	-	7 to 0)		
						(11 –	7 10 0)		
PWCR2—PV	VM2 Co	ntrol Regi	stor		F	I'CD		10-bit P	wM
1 WCK2—1 V	V 112 CU	nti or regi	, cci		1	ГСD		10-0101	** 1*1
Bit	7	6	5	4	3	2	1	0	
					_		PWCR	21 PWCR20	
Initial value	1	1	1	1	1	1	0	0]
Read/Write					_		W	W	
	Clo	ck select -							
	0				$1/\phi$) The contract The tract The tract of f		period is	512/ ,	
					= $2/\phi$) The n width of f		on period	is 1,024/ _{\$} ,	
	1				= 4/φ) The η width of 2		on period	is 2,048/φ,	
							on period	is 4,096/ ,	
					n width of 4	+/φ]
	Note	: * tø: Per	iod of PW	M2 input c	lock				
PWDRU2—P	WM2 E	ata Regist	er U		H	I'CE		10-bit P	WM
Bit	7	6	5	4	3	2	1	0	
		_	_	_	_	—	PWDRU21	PWDRU20	
Initial value	1	1	1	1	1	1	0	0	
Read/Write	_	_	—	—	_	—	W	W	

RENESAS

Upper 2 bits of PWM2 waveform generation data

PWDRL2—PWM2 Data Register L

Bit	7	6	5	4	3	2	1	0
	PWDRL27	PWDRL26	PWDRL25	PWDRL24	PWDRL23	PWDRL22	PWDRL21	PWDRL20
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
		Low	er 8 bits of	f PWM2 w	aveform g	eneration	data	
PWCR1—P	WM1 cont	rol registe	er		Н	['D0		10-bit PW
Bit	7	6	5	4	3	2	1	0
			—		—	—	PWCR11	PWCR10
Initial value	1	1	1	1	1	1	0	0
Read/Write		—			—	—	W	W
CI	ock select							
0	The input	clock is ϕ	$(t\phi^* = 1/\phi)$)				
	The conv	ersion per	iod is 512/	∕∳, with a n	ninimum m	nodulation	width of 1	/2ф
	The input	clock is ϕ	$/2 (t\phi^* = 2)$	/ ()				
	The conv	ersion per	iod is 1,02	4/∳, with a	minimum	modulatio	on width of	1/φ
1	The input	clock is φ	$/4 (t_{\phi}^* = 4)$	/φ)				
	The conv	ersion per	iod is 2,04	8/ø, with a	minimum	modulatio	on width of	2/φ
	The input	clock is ϕ	/8 (top* = 8/	/ 				
		ersion per	• •		minimum	modulatio	on width of	4/φ

Note: * to: Period of PWM input clock

PWDRU1—PWM1 data register U H'D1 10-bit PWM Bit 7 6 5 4 3 2 1 0 PWDRU11 PWDRU10 Initial value 1 1 1 1 1 1 0 0 Read/Write w W Upper 2 bits of data for generating PWM1 waveform PWDRL1—PWM1 data register L H'D2 10-bit PWM 5 Bit 7 6 4 3 2 1 0 PWDRL17 PWDRL16 PWDRL15 PWDRL14 PWDRL13 PWDRL12 PWDRL11 PWDRL10 0 0 0 0 0 0 0 0 Initial value Read/Write W W W W W W W W Lower 8 bits of data for generating PWM1 waveform H'D4 PDR1—Port data register 1 **I/O ports** 6 2 Bit 7 5 4 3 0 1 P17 P1₆ P14 $P1_3$ Initial value 0 0 0 0 Read/Write R/W R/W R/W R/W Data for port 1 pins PDR3—Port data register 3 H'D6 **I/O ports** 7 Bit 6 5 3 2 0 4 1 P37 P3₆ P3₅ P3₃ P3₂ P3₄ P3₁ P30 0 0 0 Initial value 0 0 0 0 0 R/W R/W R/W R/W Read/Write R/W R/W R/W R/W

Data for port 3 pins

PDR4—Port data register 4


H'D7


Bit	7	6	5	4	3	2	1	0	
Bit	· 			·	P4 ₃	P4 ₂	P4 ₁	P4 ₀]
Initial value	1	1	1	1	1	0	0	0]
Read/Write		_			R	R/W	R/W	R/W	
				_			a for port 4	pins	
				Re	ads P4 ₃ st	ate			
PDR5—Port	data regis	ter 5			Н	' D 8		I/O p	orts
Bit	7	6	5	4	3	2	1	0	
	P5 ₇	P5 ₆	P5 ₅	P5 ₄	P5 ₃	P5 ₂	P5 ₁	P5 ₀	
Initial value	0	0	0	0	0	0	0	0]
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				Data for p	ort 5 pins				
PDR6—Port	data regis	ter 6			Н	['D9		I/O p	orts
PDR6—Port	data regis 7	ter 6	5	4	H 3	2 ^{''}	1	I/O p 0	orts
	_		5 P6 ₅	4 P6 ₄			1 P6 ₁	-	oorts
	7	6	-		3	2		0	oorts
Bit	7 P6 ₇	6 P6 ₆	P6 ₅	P6 ₄	3 P6 ₃	2 P6 ₂	P6 ₁	0 P6 ₀	oorts
Bit Initial value	7 P6 ₇ 0	6 P6 ₆ 0	P6 ₅ 0	P6 ₄ 0	3 P6 ₃ 0 R/W	2 P6 ₂ 0	P6 ₁ 0	0 P6 ₀ 0	ports
Bit Initial value	7 P6 ₇ 0 R/W	6 P6 ₆ 0 R/W	P6 ₅ 0	P6 ₄ 0 R/W	3 P6 ₃ 0 R/W ort 6 pins	2 P6 ₂ 0	P6 ₁ 0	0 P6 ₀ 0]
Bit Initial value Read/Write	7 P6 ₇ 0 R/W	6 P6 ₆ 0 R/W	P6 ₅ 0	P6 ₄ 0 R/W	3 P6 ₃ 0 R/W ort 6 pins	2 P6 ₂ 0 R/W	P6 ₁ 0	0 P6 ₀ 0 R/W]
Bit Initial value Read/Write PDR7—Port	7 P6 ₇ 0 R/W	6 P6 ₆ 0 R/W	P6 ₅ 0 R/W	P6 ₄ 0 R/W Data for p	3 P6 ₃ 0 R/W ort 6 pins	2 P6 ₂ 0 R/W	P6 ₁ 0 R/W	0 P6 ₀ 0 R/W]
Bit Initial value Read/Write PDR7—Port	7 P67 0 R/W data regis	6 P6 ₆ 0 R/W ter 7	P6 ₅ 0 R/W	P6 ₄ 0 R/W Data for p	3 P6 ₃ 0 R/W ort 6 pins H	2 P6 ₂ 0 R/W	P6 ₁ 0 R/W	0 P6 ₀ 0 R/W I/O p]
Bit Initial value Read/Write PDR7—Port of Bit	7 P67 0 R/W data regis 7 P77	6 P6 ₆ 0 R/W ter 7	P6 ₅ 0 R/W 5 P7 ₅	P6 ₄ 0 R/W Data for p 4 P7 ₄	3 P6 ₃ 0 R/W ort 6 pins H 3 P7 ₃	2 P6 ₂ 0 R/W	P6 ₁ 0 R/W 1 P7 ₁	0 P6 ₀ 0 R/W I/O p]

PDR8—Port data register 8

H'DB

Bit	7	6	5	4	3	2	1	0	
BR	P8 ₇	P8 ₆	P85	P8₄	P83	- P8 ₂	P8 ₁	P80]
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				Data for p	oort 8 pins				
PDR9—Port	data regis	ter 9			Н	I'DC		I/O	ports
Bit	7	6	5	4	3	2	1	0	
	_	_	P9 ₅	P9 ₄	P9 ₃	P92	P9 ₁	P90	
Initial value	1	1	1	1	1	1	1	1	
Read/Write			R/W	R/W	R/W	R/W	R/W	R/W	
				Data for p	oort 9 pins				
PDRA—Port	data regis	ster A			Н	['DD		I/O]	ports
Bit	7	6	5	4	3	2	1	0	
							PA ₁	D۸]
	_	—		—	PA_3	PA ₂	глı	PA ₀	
Initial value	 1	 1	1	1	PA ₃ 0	РА ₂ 0	0	0	
Initial value Read/Write	 1 	1	1	1	-	_			
	1	1	1	1	0	0	0 R/W	0	
	_		1 	1	0 R/W	0 R/W	0 R/W	0 R/W	ports
Read/Write	_		 1 5	 	0 R/W	0 R/W Data for p	0 R/W	0 R/W	ports
Read/Write PDRB—Port	data regis	ster B			0 R/W	0 R/W Data for p	0 R/W ort A pins	0 R/W I/O	 ports
Read/Write PDRB—Port	data regis	ster B	5		0 R/W H 3	0 R/W Data for p I'DE 2	0 R/W ort A pins	0 R/W I/O	 ports





PCR3—Port control register 3

H'E6


Bit	7	6	5	4	3	2	1	0	
	PCR37	PCR3 ₆	PCR3 ₅	PCR3 ₄	PCR3 ₃	PCR3 ₂	PCR3 ₁	PCR30	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
				P	ort 3 inpu	t/output s	elect		
				C	-	-			
				1	Output	pin			
PCR4—Port	PCR4—Port control register 4 H'E7 I/O ports								
Bit	7	6	5	4	3	2	1	0	
						PCR4 ₂	PCR4 ₁	PCR4 ₀	
Initial value	1	1	1	1	1	0	0	0	
Read/Write		_	_			W	W	W	
								- 14	
					_	ort 4 inpu		select	
						1 Output			
							r		
PCR5—Port	control re	gister 5			H	I'E8		I/O p	orts
Bit	7	6	5	4	3	2	1	0	
	PCR57	PCR5 ₆	PCR55	PCR5 ₄	PCR53	PCR5 ₂	PCR51	PCR50	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
							-14		
						t/output s			
				1	- · ·				
					1	r ·			

PCR6—Port control register 6

Н'Е9

Bit	7	6	5	4	3	2	1	0	
	PCR67	PCR6 ₆	PCR6 ₅	PCR6 ₄	PCR6 ₃	PCR6 ₂	PCR6 ₁	PCR6 ₀	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	W	W	W	W	W	W	W	W	
				Б	aut Cinnu	t/output s	alaat		
				F C	-	-	elect		
				1					
						-]		
PCR7—Port	control re	gister 7			Н	['EA		I/O p	orts
Bit	7	6	5	4	3	2	1	0	
	PCR77	PCR7 ₆	PCR75	PCR7 ₄	PCR7 ₃	PCR7 ₂	PCR7 ₁	PCR70	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	W	W	W	W	W	W	W	W	
				P	ort 7 inpu	t/output s	elect		
				C	-	-			
				1	Output	pin			
PCR8—Port	control re	gister 8			Н		I/O p	orts	
Bit	7	6	5	4	3	2	1	0	
	PCR87	PCR8 ₆	PCR85	PCR8 ₄	PCR8 ₃	PCR8 ₂	PCR8 ₁	PCR80	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
				_					
						it/output s	select	1	
					0 Input p 1 Output				
						F]	






Note: * Readable/writable reserved bit in the H8/38024S Group.

PCRA—Port control register A

H'ED




Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	LSON		MA1	MA0
Initial value	0	0	0	0	0	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W		R/W	R/W
				0 The	· · ·	mode 0 0 1 1 0 1 2 9 erates on t	e (medium clock sel $\phi_{osc}/16$ $\phi_{osc}/32$ $\phi_{osc}/64$ $\phi_{osc}/128$	ect
				1 The	e CPU ope	erates on t	he subcloc	k (¢ _{SUB})
			Stand	by timer s	select 2 to	0		
			0 0	0 Wait t	time = 8,19	92 states		
				1 Wait t	ime = 16,3	384 states		
			1	0 Wait t	ime = 1,02	24 states		
					time = 2,04			
			1 0		time = 4,09			
					time = 2 st			
			1		ime = 8 st			
				1 Wait t	time = 16 s	states		
	Softwa	are stand	ру					

0	 When a SLEEP instruction is executed in active mode, a transition is made to sleep mode
	When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode
1	 When a SLEEP instruction is executed in active mode, a transition is made to standby mode or watch mode
	• When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode

Renesas


SYSCR2—System control register 2




Noise elimination sampling frequency select

0	Sampling rate is $\phi_{OSC}/16$
1	Sampling rate is $\phi_{OSC}/4$

IEGR—IRQ edge select register




Rising edge of IRQ₄, ADTRG pin input is detected 1




Timer A interrupt enable

	Disables timer A interrupt requests
1	Enables timer A interrupt requests



0	Disables direct transition interrupt requests
1	Enables direct transition interrupt requests

1 Enables direct transition interrupt requests




	1	Setting condition:
--	---	--------------------

When the timer A counter value overflows (from H'FF to H'00)

RENESAS

Note: * Bits 7 and 4 to 0 can only be written with 0, for flag clearing.

IRR2—Interrupt request register 2



	When IRRDT = 1, it is cleared by writing 0
1	Setting condition: When a SLEEP instruction is executed while DTON is set to 1, and a direct transition is made

RENESAS



Rev. 4.00, 05/03, page 525 of 562

Bit	7	6	5	4	3	2	1	0
	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*							
					1			


Wakeup interrupt request register

0	Clearing condition: When IWPFn = 1, it is cleared by writing 0
1	Setting condition: When pin \overline{WKPn} is designated for wakeup input and a falling edge is input at that pin

(n = 7 to 0)


Note: * All bits can only be written with 0, for flag clearing.

CKSTPR1—Clock stop register 1



0 SCI3 is set to module standby mode1 SCI3 module standby mode is cleared

CKSTPR2—Clock stop register 2



1 PWM2 module standby mode is cleared

Rev. 4.00, 05/03, page 528 of 562

Appendix C I/O Port Block Diagrams

C.1 Block Diagrams of Port 1




Figure C.1(a) Port 1 Block Diagram (Pins P17 and P14)




Figure C.1(b) Port 1 Block Diagram (Pin P1₆)




Figure C.1(c) Port 1 Block Diagram (Pin P1₃)




Figure C.2(a) Port 3 Block Diagram (Pins P37 and P36)




Figure C.2(b) Port 3 Block Diagram (Pin P3₅)






Figure C.2(c) Port 3 Block Diagram (Pins P3₄ and P3₃)




Figure C.2(d) Port 3 Block Diagram (Pins P3₂ and P3₁)




Figure C.2(e) Port 3 Block Diagram (Pin P3₀)




Figure C.3(a) Port 4 Block Diagram (Pin P4₃)




Figure C.3(b) Port 4 Block Diagram (Pin P4₂)




Figure C.3(c) Port 4 Block Diagram (Pin P4₁)




Figure C.3(d) Port 4 Block Diagram (Pin P4₀)

C.4 Block Diagram of Port 5




Figure C.4 Port 5 Block Diagram

C.5 Block Diagram of Port 6




Figure C.5 Port 6 Block Diagram




Figure C.6 Port 7 Block Diagram




Figure C.7 Port 8 Block Diagram




Figure C.8(a) Port 9 Block Diagram (Pins P9₁ and P9₀)




Figure C.8(b) Port 9 Block Diagram (Pins P9₅ to P9₂)




Figure C.9 Port A Block Diagram



C.10 Block Diagram of Port B




Figure C.10 Port B Block Diagram

Appendix D Port States in the Different Processing States

Port	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P1 ₇ , P1 ₆ , P1 ₄ , P1 ₃	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
P37 to P30	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
P4 ₃ to P4 ₀	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
P5 ₇ to P5 ₀	High impedance	Retained	Retained	High impedance ^{*1 *2}	Retained	Functions	Functions
P67 to P60	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
P77 to P70	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
P8 ₇ to P8 ₀	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
P9₅ to P9₀	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
PA_3 to PA_0	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
PB7 to PB0	High impedance	High impedance	High impedance	High impedance	High impedance	High impedance	High impedance

Table D.1Port States Overview

Notes: *1 High level output when MOS pull-up is in on state.

*2 In the HD64F38024 the previous pin state is retained.

Appendix E List of Product Codes

Table E.1 H8/38024 Group Product Code Lineup

Product Type				Product Code	Mark Code	Package (Package Code)
H8/38024 Group	H8/38024	Mask ROM	Regular specifications	HD64338024H	HD64338024(***)H	80-pin QFP (FP-80A)
		versions		HD64338024F	HD64338024(***)F	80-pin QFP (FP-80B)
				HD64338024W	HD64338024(***)W	80-pin TQFP (TFP-80C)
				HCD64338024	_	Die
			Wide-range	HD64338024D	HD64338024(***)H	80-pin QFP (FP-80A)
			specifications	HD64338024E	HD64338024(***)F	80-pin QFP (FP-80B)
				HD64338024WI	HD64338024(***)W	80-pin TQFP (TFP-80C)
		ZTAT	Regular	HD64738024H	HD64738024H	80-pin QFP (FP-80A)
		versions	specifications	HD64738024F	HD64738024F	80-pin QFP (FP-80B)
				HD64738024W	HD64738024W	80-pin TQFP (TFP-80C)
			Wide-range	HD64738024D	HD64738024H	80-pin QFP (FP-80A)
			specifications	HD64738024E	HD64738024F	80-pin QFP (FP-80B)
				HD64738024WI	HD64738024W	80-pin TQFP (TFP-80C)
		F-ZTAT	Regular	HD64F38024H	HD64F38024H	80-pin QFP (FP-80A)
		versions	specifications	HD64F38024RH	HD64F38024H	_
				HD64F38024F	HD64F38024F	80-pin QFP (FP-80B)
				HD64F38024RF	HD64F38024F	_
				HD64F38024W	HD64F38024W	80-pin TQFP (TFP-80C)
				HD64F38024RW	HD64F38024W	
				HD64F38024RLPV	F38024RLPV	85-pin TFLGA (TLP-85V
				HCD64F38024	_	Die
				HCD64F38024R	_	
			Wide-range	HD64F38024D	HD64F38024H	80-pin QFP (FP-80A)
			specifications	HD64F38024RD	HD64F38024H	
				HD64F38024E	HD64F38024F	80-pin QFP (FP-80B)
				HD64F38024RE	HD64F38024F	
				HD64F38024WI	HD64F38024W	80-pin TQFP (TFP-80C)
				HD64F38024RWI	HD64F38024W	
				HD64F38024RLPIV	F38024RLPIV	85-pin TFLGA (TLP-85V
		Mask ROM versions	Regular specifications	HD64338023H	HD64338023(***)H	80-pin QFP (FP-80A)
				HD64338023F	HD64338023(***)F	80-pin QFP (FP-80B)
				HD64338023W	HD64338023(***)W	80-pin TQFP (TFP-80C)
				HCD64338023	_	Die
			Wide-range specifications	HD64338023D	HD64338023(***)H	80-pin QFP (FP-80A)
				HD64338023E	HD64338023(***)F	80-pin QFP (FP-80B)
				HD64338023WI	HD64338023(***)W	80-pin TQFP (TFP-80C)



Product Type				Product Code	Mark Code	Package (Package Code)
H8/38024 Group	H8/38022	Mask ROM	Regular	HD64338022H	HD64338022(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338022F	HD64338022(***)F	80-pin QFP (FP-80B)
				HD64338022W	HD64338022(***)W	80-pin TQFP (TFP-80C)
				HCD64338022	_	Die
			Wide-range	HD64338022D	HD64338022(***)H	80-pin QFP (FP-80A)
			specifications	HD64338022E	HD64338022(***)F	80-pin QFP (FP-80B)
				HD64338022WI	HD64338022(***)W	80-pin TQFP (TFP-80C)
	H8/38021	Mask ROM	Regular	HD64338021H	HD64338021(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338021F	HD64338021(***)F	80-pin QFP (FP-80B)
				HD64338021W	HD64338021(***)W	80-pin TQFP (TFP-80C)
				HCD64338021	_	Die
			Wide-range	HD64338021D	HD64338021(***)H	80-pin QFP (FP-80A)
			specifications	HD64338021E	HD64338021(***)F	80-pin QFP (FP-80B)
				HD64338021WI	HD64338021(***)W	80-pin TQFP (TFP-80C)
	H8/38020	Mask ROM	Regular	HD64338020H	HD64338020(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338020F	HD64338020(***)F	80-pin QFP (FP-80B)
				HD64338020W	HD64338020(***)W	80-pin TQFP (TFP-80C)
				HCD64338020	_	Die
			Wide-range	HD64338020D	HD64338020(***)H	80-pin QFP (FP-80A)
			specifications	HD64338020E	HD64338020(***)F	80-pin QFP (FP-80B)
				HD64338020WI	HD64338020(***)W	80-pin TQFP (TFP-80C)
H8/38024S	H8/38024S	Mask ROM versions	Regular specifications	HD64338024SH	HD64338024(***)H	80-pin QFP (FP-80A)
Group				HD64338024SW	HD64338024(***)W	80-pin TQFP (TFP-80C)
				HD64338024SLPV	338024S(***)LPV	85-pin TFLGA (TLP-85V
				HCD64338024S	_	Die
			Wide-range specifications	HD64338024SD	HD64338024(***)H	80-pin QFP (FP-80A)
				HD64338024SWI	HD64338024(***)W	80-pin TQFP (TFP-80C)
				HD64338024SLPIV	338024S(***)LPIV	85-pin TFLGA (TLP-85V)
	H8/38023S	Mask ROM versions	Regular specifications	HD64338023SH	HD64338023(***)H	80-pin QFP (FP-80A)
				HD64338023SW	HD64338023(***)W	80-pin TQFP (TFP-80C)
				HD64338023SLPV	338023S(***)LPV	85-pin TFLGA (TLP-85V)
				HCD64338023S	_	Die
			Wide-range specifications	HD64338023SD	HD64338023(***)H	80-pin QFP (FP-80A)
				HD64338023SWI	HD64338023(***)W	80-pin TQFP (TFP-80C)
				HD64338023SLPIV	338023S(***)LPIV	85-pin TFLGA (TLP-85V)
	H8/38022S	Mask ROM versions	Regular specifications	HD64338022SH	HD64338022(***)H	80-pin QFP (FP-80A)
				HD64338022SW	HD64338022(***)W	80-pin TQFP (TFP-80C)
				HD64338022SLPV	338022S(***)LPV	85-pin TFLGA (TLP-85V)
				HCD64338022S	_	Die
			Wide-range specifications	HD64338022SD	HD64338022(***)H	80-pin QFP (FP-80A)
				HD64338022SWI	HD64338022(***)W	80-pin TQFP (TFP-80C)
					338022S(***)LPIV	85-pin TFLGA (TLP-85V)

Rev. 4.00, 05/03, page 550 of 562

Product Type				Product Code	Mark Code	Package (Package Code)
H8/38024S Group	H8/38021S	Mask ROM versions	Regular specifications	HD64338021SH	HD64338021(***)H	80-pin QFP (FP-80A)
				HD64338021SW	HD64338021(***)W	80-pin TQFP (TFP-80C)
				HD64338021SLPV	338021S(***)LPV	85-pin TFLGA (TLP-85V)
				HCD64338021S	_	Die
			Wide-range specifications	HD64338021SD	HD64338021(***)H	80-pin QFP (FP-80A)
				HD64338021SWI	HD64338021(***)W	80-pin TQFP (TFP-80C)
				HD64338021SLPIV	338021S(***)LPIV	85-pin TFLGA (TLP-85V)
	H8/38020S	Mask ROM versions	Regular specifications	HD64338020SH	HD64338020(***)H	80-pin QFP (FP-80A)
				HD64338020SW	HD64338020(***)W	80-pin TQFP (TFP-80C)
				HD64338020SLPV	338020S(***)LPV	85-pin TFLGA (TLP-85V)
				HCD64338020S	_	Die
			Wide-range specifications	HD64338020SD	HD64338020(***)H	80-pin QFP (FP-80A)
				HD64338020SWI	HD64338020(***)W	80-pin TQFP (TFP-80C)
				HD64338020SLPIV	338020S(***)LPIV	85-pin TFLGA (TLP-85V)

Note: (***) is the ROM code.

An 85-pin version of the TFLGA (TLP-85V) is under development.

Appendix F Package Dimensions

Dimensional drawings of the H8/38024 Group and H8/38024S Group packages FP-80A, FP-80B, and TFP-80C are shown in figures F.1, F.2, and F.3 below.




Figure F.1 FP-80A Package Dimensions




Figure F.2 FP-80B Package Dimensions




Figure F.3 TFP-80C Package Dimensions




Figure F.4 TLP-85V Package Dimensions (Under development)

Appendix G Specifications of Chip Form

The specifications of the chip form of the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 are shown in figure G.1. The specifications of the chip form of the HCD64F38024 and HCD64F38024R are shown in figure G.2. The specifications of the chip form of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S are shown in figure G.3.




Figure G.1 Chip Sectional Figure of the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020




Figure G.2 Chip Sectional Figure of the HCD64F38024 and HCD64F38024R




Figure G.3 Chip Sectional Figure of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S



Appendix H Form of Bonding Pads

The form of the bonding pads for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, HCD64338020, HCD64F38024, HCD64F38024R, HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S is shown in figure H.1.




Figure H.1 Bonding Pad Form

Appendix I Specifications of Chip Tray

The specifications of the chip tray for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 are shown in figure I.1. The specifications of the chip tray for the HCD64F38024 and HCD64F38024R are shown in figure I.2. The specifications of the chip tray for the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S are shown in figure I.3.




Figure I.1 Specifications of Chip Tray for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020

Rev. 4.00, 05/03, page 559 of 562




Figure I.2 Specifications of Chip Tray for the HCD64F38024 and HCD64F38024R




Figure I.3 Specifications of Chip Tray for the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S

Rev. 4.00, 05/03, page 562 of 562

H8/38024, H8/38024S, H8/38024F-ZTAT™ Group Hardware Manual

Publication Date:	1st Edition, November 2000
	Rev.4.00, May 26, 2003
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Technical Documentation & Information Department
-	Renesas Kodaira Semiconductor Co., Ltd.

©2000, 2003 Renesas Technology Corp. All rights reserved. Printed in Japan.

RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



http://www.renesas.com

H8/38024, H8/38024S, H8/38024F-ZTAT Group Hardware Manual





Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan

REJ09B0042-0400O